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;"t ABSTRACT 
This research explores the design and fabrication of a bipolar voltage-
controlled oscillator (VCO) integrated circuit that has an operating frequency of 1.2 
GHz. This VCO circuit employs the emitter-coupled architecture and has been 
optimized for maximum operating frequency. It requires a single 1 O volt power 
supply and 37 mA supply current. The temperature coefficient of the on-chip current 
reference has been adjusted to nominally zero over the range O to 100 °C. 
To verify the performance of this design, the circuit has been fabricated on 
an AT&T·ALA201 semicustom linear array in the CBIC-U (Complementary Bipolar 
Integrated Circuit) technology. In this technology the NPN transistors typically have 
a beta of 100 and an fr of 4.5 GHz, and the PNP transistors have a beta of 40 and 
an fr of 3.7 GHz. 
Additionally, the effects of interconnects for circuits operating at frequencies 
about 1 GHz are investigated. First, the effects of .. long-distance" on-chip 
interconnects are evaluated. Then chip-to-chip wire interconnects are studied and 
guidelines for their proper application are developed within the context of wafer-
scale integration. 
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1. INTRODUCTION 
1.1 OSCILLATOR OVERVIEW 
The functions of electronic circuits can be divided into two general 
classifications: (1) signal-processing circuits which operate on an existing signal; 
and (2) signal-generating circuits which produce their own signalsl11. Circuits such 
,, 
as amplifiers, comparators, integrators, differentiators and active filters fall into the 
former category. Oscillators fall into the second category. Aside from amplifiers, 
oscillators are probably the most common analog building block used in electronic 
circuits today. 
An oscillator is a key subcircuit used in the design of many complex 
electronic systems. Its sole function is to generate a stable and periodic waveform 
to then be used by other circuits. D~pending on the application, this AC output 
signal can be a waveform of any type: sinusoidal, square, triangular, ramp, pulse, 
etc. The applications include communications systems (AM and FM broadcast and 
reception, telephony, etc.); analog circuits (frequency synthesizers, phase-locked 
loops, detectors, function generators, etc.); and digital systems (clock signals and 
data transmission). 
There are two basic categories of oscillatorsl11: The tuned oscillators, 
generally consisting of an amplifier and feedback network, most often use an LC 
tank circuit or piezoelectric resonator (either a quartz crystal or ceramic resonator) 
as the frequency-setting components. The relaxation oscillators, also called 
multivibrators, generally use an RC combination to set the frequency of operation. 
The tuned oscillators offer excellent frequency stability and can operate at 
frequencies up to several hundred MHzl21. With a high-0 tank circuit the frequency 
stability is directly related to and primarily dependent on the reactive elements, and 
' 
insensitive to the characteristics of the circuit's other components13 , 4, sJ. By 
2 
replacing the LC tank circuit with either a quartz crystal or a ceramic resonator, 
, 
which have a Q of up to 3 orders of magnitude greater, an even more stable 
oscillator can be designed. However, since the mechanical frequency of the 
fundamental vibration of the piezoelectric element is inversely proportional to 
. 
crystal dimension, this type of oscillator is in practice usually limited to operating 
frequencies of less than 20MHz[61. To overcome the processing limitations during 
" 
manufacture of the crystall7J, overtone crystals are sometimes used. These circuits 
. 
usually have an operating range up to 50MHz[SJ. Disadvantages for the tuned 
oscillator include requiring the use of bulky and costly external components 
(inductors and capacitors or a piezoelectric resonator) and a very narrow, non-
linear tuning range. 
On the other hand, the relaxation or multivibrator type oscillators are most 
common in monolithic integrated circuit design because an inductor or crystal is not 
required. A timing capacitor is alternately charged and discharged between two 
internal thresholds by constant-current sources. Periodic waveforms are then 
() 
generated as the circuit switches back and forth between two astable states. Since 
the frequency of operation is inversely proportional to the timing capacitor value 
and proportional to the current source, the center frequency can easily be adjusted 
over many orders of magnitude. There are several approaches to implementing 
this type of configuration. One method is known as the grounded capacitor 
oscillator. This circuit uses a detector J~at senses the voltage on a timing capacitor 
and switches the capacitor charge and discharge current sources. It is usually 
implemented using comparators and a flip-flop. As a consequence, the oscillation 
frequency is usually limited to several MHz due to the switching delays induced by 
the comparator and flip-flop. A refinement of the grounded capacitor oscillator 
technique replaces the comparator and flip-flop with a single-stage Schmitt trigger. 
Above 20 MHz, however, the switching delay becomes a significant part of the 
3 
oscillation period for this method, tool21. The best refinement of the relaxation 
oscillator can be found in the method known as the emitter-coupled oscillator. This 
still employs the constant-current charge and discharge technique, but the 
configuration. of the circuit is such that there is only one high-speed switching 
section. In addition, the charge and discharge paths for the timing capacitor are 
topologically and electrically symmetrical. Therefore, it is preferred over the 
grounded capacitor circuits in most applications because of its inherent output 
waveform symmetry and higher output frequency capability. Furthermore, for any 
monolithic IC design that operates at frequencies greater that 20 MHz the emitter 
coupled architecture is preferred because the Schmitt trigger-type oscillator 
requires very critical accuracy and stability for the threshold levels. 
An extra dimension can be added to the function of an oscillator when the 
ability to change the frequency with an applied control voltage is added. The basic 
concept of a voltage-controlled oscillator (VCO) first appeared in the form of a 
cross-coupled trigger circuit in 1919 (91, and by the 1970s VCOs were used in many 
monolithic IC applications(10,111. In the 1980s VCOs reached operating frequencies 
up to several hundred MHz[12,13l, and much effort has been spent in optimizing the 
frequency stability and other performance specifications of these circuitsl
14l. 
1.2 MOTIVATION FOR THESIS 
With recent advances in complementary bipolar IC fabrication technology 
providing transistors with fr values of several GHz, a challenging task to implement 
an emitter-coupled oscillator that operates at frequencies over 1 GHz presented 
itself. In order to attain this operating frequency for a monolithic bipolar IC oscillator, 
the AT&T CBIC-U (Complementary Bipolar Integrated Circuit) technologyl15l was 
used to fabricate this prototype circuit. The circuit and IC chip resulting from this 
research was optimized to enhance the high frequency capability. Hence the circuit 
4 
is designed to operate with low voltage swings and large de bias currents. 
The increased operating speed demonstrated by this circuit requires that 
the interconnects be carefully investigated for two reasons. First, the models that 
are currently used for "long-distance" on-chip interconnects in this fabrication 
technology (e.g., lumped resistance and capacitance) may not be adequate at 
these higher operating frequencies. Second, the semicustom linear array 
integrated circuit offers a unique opportunity for wafer-scale integration of analog 
systems: One can quickly and economically fabricate several different subcircuits 
simultaneously on a single wafer, and then interconnect only the good chip sites to 
realize a complex analog function. In this thesis guidelines for the proper 
application of such interconnections are presented. 
1.3 OUTLINE OF THESIS 
Presented in Chapter 2 is an overview of the CBIC-U process technology, 
including component characteristics and models. Chapter 3 reviews the design of 
the three subcircuits that comprise the VCO circuit, and contains computer 
simulations of the nominal circuit. An overview of the semicustom linear array used 
to layout this IC and the actual chip layouts are contained in Chapter 4. The results 
of full-chip simulations over the range of processing variables are also presented in 
Chapter 4. Chapter 5 presents the experimental results obtained from the 
fabricated IC. Chapter 6 describes the study of "long-distance" on-chip 
interconnections and chip-to-chip wire interconnects. The thesis is concluded with 
Chapter 7 which summarizes the results of this research and offers suggestions for 
future topics. 
5 
2. IC PROCESS TECHNOLOGY OVERVIEW 
2.1 THE CBIC-U TECHNOLOGY 
The solid-state electronics field was revolutionized with the invention of the 
planar process in 1959. Since then microelectronics has been dominated by two 
process technologies - bipolar and MOS. For digital applications where systems of 
enormous complexity are integrated into one chip, die size and power consumption 
" 
are of major concern. In these cases an MOS realization is required. The increased 
,(_,;, 
complexity of these digital systems has required that some analog functions (e.g., 
analog multiplexers, D-A and A-D converters, etc.) be combined on the same chip 
to reduce cost and increase performance and reliability. This necessity has resulted 
in the increased use of MOS technology for analog circuit design. However, for the 
wide range of applications that require high current drive capability and precision 
analog performance, bipolar will continue to be the technology of choice. 
In the early 1970s, activities in bipolar analog integrated circuit design 
began to be hampered by the limitations[1s1 imposed by the then current SBC 
(Standard Buried Collector) technology. In order to understand these limitations, 
typical device structures will be discussed. The schematic cross-section of a typical 
SBC NPN transistor is shown in Figure 2.1. 
P ISOLATION 
N+ COLLECTOR 
CONTACT 
P SUBSTRATE 
N+ EMITTER 
Figure 2.1 Typical SBC NPN Transistor Structure 
6 
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The analysis of this structure is covered exhaustively in the literature and will not be 
discussed here, except to note that the minority carriers flow vertically through the 
base region. To complement this device there are two PNP transistor structures 
possible in the SBC technology. Both of these structures can be realized without 
any additions to the SBC processing steps. A cross-section of a lateral PNP 
structure is illustrated in Figure 2.2. 
P ISOLATION P WRAPAROUND P COLLECTOR 
· Figure 2.2 SBC Lateral PNP Transistor Structure 
It is so-named because the minority carriers flow laterally through the base region 
as shown in Figure 2.3. 
P ISOLATION P WRAPAROUND PCOLLECTOR 
• 
PSUBSTRATE 
Figure 2.3 Lateral PNP Minority Carrier Flow 
7 
·.., 
The light doping of the n-epi material that acts as the base (compared to the 
collector doping) requires that the base region be made wide to increase the 
breakdown voltage. The minimum base transit times exhibited for such a structure 
are typically 1 O to 100 times greater than that of a corresponding NPN transistor . 
. 
Thus. the typical SBC lateral PNP has an fr which is a factor of 10 to 100 times 
lower than the NPN. Another drawback to the lateral PNP structure is lower current 
gain, which is due to several causes[16J: First, some of the holes injected into the 
base are collected by the substrate which degrades Bp Also, the wide base region 
results in a low emitter injection efficiency. Finally, the low base doping results in an 
earlier onset of the effects of high-level injection and its inherent degradation of 
current gain as collector current is increased. 
An SBC structure that overcomes the poor high-current performance of the 
lateral device is known as the substrate PNP and is shown in Figure 2.4. 
P ISOLATION 
P EMITTER 
P SUBSTRATE 
(COLLECTOR) 
N+ BASE 
CONTACT 
Figure 2.4 SBC Substrate, or Vertical, PNP 
Transistor Structure 
8 
As can be seen in Figure 2.5 the minority carrier flow is vertical, which results in an 
increase in the effective emitter area when compared to. the lateral PNP. 
P ISOLATION 
P EMITTER 
N+ BASE 
CONTACT 
Figure 2.5 Substrate PNP MlnorHy Carrier Flow 
Although this structure provides improved BF performance, the high resistivity of 
the substrate material can introduce two additional problems: First, the voltage drop 
in this region can cause the catastrophic effect of forward-biasing other PN 
junctions on the chip. Secondly, the Miller effect may multiply the already relatively 
large epi-to-substrate junction capacitance to unacceptable levels. Finally, it should 
be noted that by having the substrate function as the collector meant that the 
vertical PNP device was limited to applications within a circuit where its collector 
connection was defined to be the most-negative voltage applied to the chip. 
Due to these drawbacks affecting the PNP devices, the evolution of IC 
fabrication processes was such that the performance of the NPN transistors was 
optimized. Therefore the PNP transistor was either entirely avoided in bipolar 
circuit designs, or relegated to non-critical functions. This on-going optimization of 
the PNP transistor continues to this day. Indeed, an NPN-only bipolar process with 
an fr of 30 GHz has recently been reportedl17J. 
However, many applications require a truly complementary technology 
where the characteristics of the PNPs and NPNs are closely matched. Examples of 
such applications include: push-pull output stages with low quiescent power 
9 
consumption; symmetric current sources; and, power-efficient level-shifting. As the 
value of these applications became more apparent, a new fabrication technology 
evolved at AT&T known as CBIC. The advent of ion implantation (181 as an 
alternative to diffusion for electronic device fabrication provided the necessary 
control over doping concentration and geometrical tolerances to make CBIC 
possible. This fabrication technology offers the vertical structure and closely-
matched characteristics for both the NPN and PNP transistors, without the 
disadvantages associated with the SBC vertical PNP. 
A cross-section of typical CBIC npn and pnp transistors is shown in Figure 
2.6. Beginning with a p-type substrate, ISOTUB N isolates the pnp collector from 
the substrate and reduces the npn collector-substrate capacitance. The BURIED N 
and COLLECT N form the collectors of the npn transistors, while the BURIED P and 
COLLECT P form the collectors of the pnp transistors. For the pnp and npn 
transistors the bases are formed by the BASE N and BASE P regions, respectively. 
The transistor fabrication is completed with the emitters being formed by the 
EMITTER P and EMITTER N regions for the pnp and npn transistors, respectively. 
The resistors are fabricated during either the BASE P or EMITTER P process step, 
depending on the desired sheet resistance. Finally, the junction passivation 
consists of an Si02 - Si3N4 layer. 
10 
...... 
...... 
.---- COLLECT P --. N
 EPI --. 
BASE N--. 
Si°'i --
SILICON NITRIC~--.. 
EMITTER N --. EMITTER P--
C 
, ... , 
-COLLECTN BASEN -ISOTUBN 
-BURIED N--__, 
------BASEP----___, 
-EPICON P 
SUBSTRATE P 
NPN PNP 
Figure 2.6 Typical CBIC Transistor Structures 
The needs for improved telecornmunications circuits spawned a variety of 
technological enhancements to the basic CBIC process. Included are: 12L 
(integrated injection logic) gates; high-voltage capability; laser trimmable thin-film 
resistors; precision JFETs; and, two-level metalization. 
The most recent enhancements have been spawned by the need for higher 
operating frequencies, and have resulted in greatly improved speed capability. The 
latest generation CBIC-U technology that is employed in the research for this thesis 
is a. fabrication process which provides NPN transistors typically having a beta of 
100 and an fr of 4.5 GHz, and the PNP transistors having a beta of 40 and an fr of 
3.7 GHz. 
2.2 COMPONENT CHARACTERISTICS 
The task of designing a high-performance integrated circuit involves 
addressing two areas to achieve a prescribed behavior: (1) circuit (electrical) 
design; and (2) layout (physical) design. The methodology of IC design is such that 
these two phases are intimately meshed. Indeed, the salient performance 
characteristics of analog circuits can be optimized only by consideration of both 
aspects. 
The design and analysis of the VCO circuit for this thesis is presented in 
detail in a later chapter. Typically the synthesis and "hand analysis" precede 
computer simulations. In order to achieve success during the early design phase, it 
is necessary to adhere to a principal of using the simplest model required that will 
result in the required accuracy. In addition, it is during the hand analysis that the 
greatest intuitive understanding of the circuit's function is gained. And it is this 
intuitive understanding of the circuit's function that allows subsequent iterative 
design revisions to be carried out and result in optimized performance. 
In the design and analysis presented in later chapters, various component 
12 
parameters will be used as necessary. The most meaningful characteristics for the 
synthesis and hand analysis are presented in Appendix A. 
2.3 ADVICE SIMULATION MODELS 
An integral part of the design process is the use of computer simulations. At 
any point in the cycle, performance of the circuit can be precisely determined when ( 
,,--
necessary. And in later stages of the design cycle when subcircuits are connected 
to create higherr--level functions, computer simulation is essential for verifying a 
circuit's behavior. 
The circuit simulator used throughout this work is ADVICE(19J (Aid in Design 
Verification for Integrated Circuit Engineering). It is AT& T's version of the popular 
SPICE program, and it provides accurate device-level simulations of the electrical 
characteristics of analog and digital circuits. ADVICE performs de steady-state 
analysis, transient time-domain analysis and small-signal frequency domain 
analysis. For primary input the program requires two things. The first is a "netlist," 
~?·. 
which defines the circuit of interest as an interconnection of circuit elements. Each 
element type (e.g., resistors, transistors, capacitors, etc.) has electrical 
characteristics that are determined by its model. The second input requirement for 
ADVICE is a library of device models. These inputs then allow the highly accurate 
solution of the matrix equations relating circuit voltages, currents and resistances. 
The accurate characterization of the silicon devices and the extraction of the 
model parameters(20,211 is an on-going task carried out by process and 
manufacturing engineers[22J. This ensures that the designer has access to the · 
models that accurately reflect the range of manufacturing capability of the factory. 
Thus in addition to device models that represent the nominal manufacturing 
process, worst-case variations of each parameter must be provided. The 
manufacturing tolerances of the various process parameters depend primarily on 
13 
two factor~. The first is variation due to implant and diffusion effects, and the second 
is variation due to photolithographic and etching effects. By simulating the design 
over the expected range of process variations, the integrated circuit design can be 
guaranteed robust. 
While the process "recipe" for the fabrication of the CBIC-U technology is 
proprietary information, the model parameters are available for use by designers. A 
comprehensive tabulation of the model parameter definitions and their nominal 
and worst-case variations are available in Appendix B. 
14 
3. DESIGN OF THE VCO CIRCUIT 
This chapter will describe the design of the voltage-controlled oscillator 
circuit. As explained in Chapter 1, the emitter-coupled architecture was found to be 
the best choice for implementing an oscillator · in a high-frequency bipolar 
technology. Shown in Figure 3.1 is a functional representation of the UHF VCO 
circuit. 
VIN 
VREF 
VSP=10V 
FREQUENCY .,..__...,.._-+------1 
TUNING 
SUBCIRCUIT 
-
-
CURRENT 
RBIAS SUPPLY 
~ SUBCIRCUIT 
-
-
OSCILLATOR 
CORE 
SUBCIRCUIT 
-
-
Figure 3.1 Voltage-Controlled 
Oscillator Block Diagram 
t----o+ 
VOUT 
The VCO consists of three subcircuits and operates from a single 1 av 
power supply. It optionally requires only one external component, the bias-setting 
resistor. The use of an external bias resistor allows the center frequency to be 
accurately trimmed to compensate for process variations. The oscillator core 
subcircuit contains the emitter-coupled multivibrator and provides the output 
waveform. Adjustment of the. oscillation frequency is accomplished by means of a 
differential DC control voltage applied to the frequency tuning subcircuit. The 
15 
current supply subcircuit uses a zener reference to provide a stable bias current to 
the other subcircuits. The operation of the complete circuit was optimized for the 
highest possible oscillating frequency for the CBIC-U technology. The design 
considerations to accomplish this will be described on a subcircuit basis in the next 
several sections of this chapter, and operation of the complete voltage-controlled 
oscillator will be presented in the last section of this chapter. 
3.1 OSCILLATOR CORE SUBCIRCUIT 
The architecture chosen to implement the oscillator core subcircuit is the 
emitter-coupled multivibrator. As explained in Chapter 1, this circuit type has the 
best attributes for implementation in a high-frequency bipolar technology. The 
schematic shown in Figure 3.2 is a simplified version of the ,eir:cuit that forms the 
core of the UHF VCO circuit. 
R1 D1 
VSP 
Cx 
114 
GND 
D2 R2 
Figure 3.2 Basic Oscillator Core Subcircuit 
16 
In Figure 3.3 the circuit is shown in its first half-cycle state where 05 is off 
and 06 is on. 
VSP 
R1 D1 D2 R2 
Q6 
I I + 21 
.. • 
1+ ex +1 114 
112 115 
GND 
Figure 3.3 First Half-Cycle of Oscillation 
Constant-current sources 112-115 are sinking the timing current I. The base of Q3 is 
pulled up to VSP through R1 and thus the base of 06 is at VSP-V BE volts and the 
right-hand side of the timing capacitor Cx is at VSP-2VBE volts. The voltage drop 
across R2 is clamped by diode 02, so the base of 04 is at VSP-VsE volts. Thus the 
base of 05 is at VSP-2V BE volts. Current source 112 is sinking the timing current I 
which begins to slew the emitter voltage of 05 in a negative direction. When the 
voltage at the left-hand side of timing capacitor Cx drops to VSP-3V BE volts, 05 
begins to conduct. As 05 turns on, the resulting voltage drop across R1 acts 
through 03 to remove the base drive from 06. As Q6 is turned off by this action, its 
collector voltage rapidly rises one VBE· through the pull-up action of R2. Appearing 
17 
through the base-emitter junctions of 04 and as, this one-V BE step appears at the 
emitter of Q6 after being transmitted through Cx. Resistors R1 and R2 are both 2k 
' 
o, a value chosen to meet two criteria: It must be small enough to act as a reliabr8 
pull-up for the transistor base when the diode is off. Also, it must divert a only small 
percentage (< 10°/o) of the current when the diode is on. 
At this point begins its second half-cycle state as shown in Figure 3.4. 
R1 01 
112 
VSP 
ex 
114 
GND 
D2 R2 
115 
Figure 3.4 Second Half-Cycle of Oscillation 
The circuit is symmetrical and the action during this second half-cycle is identical to 
the first half-cycle, only involving the components that are counterparts to those 
described above. Note at the beginning of the second half-cycle that the emitter 
voltage of 06 is one V BE above its base voltage. This means that its emitter must 
slew 2V BE volts before it again conducts. 
The action of the oscillator core subcircuit is depicted in the waveforms 
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shown in Figure 3.5. 
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Figure 3.5 Ideal Oscillator Waveforms 
The voltage across timing capacitor ex is a triangular waveform since the 
charging/discharging action is accomplished with constant-current sources 112 and 
115. The magnitude of Vex is 2V BE volts peak-to-peak, and one period T requires a 
total excursion of 4VsE volts across ex. Since the slewing of the voltage is 
produced by the timing current I, the period of one cycle is 
T = (4V BECx) / I (3.1) 
This circuit contains only NPN transistors (which have a slightly higher 
frequency capability than the PNP devices), is non-saturating and has small 
voltage swings. To further optimize this circuit for high speed operation, Equation 
y 
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3.1 shows that this can be accomplished by utilizing a high timing current I in 
conjunction with a small value timing capacitor Cx. From the electrical 
characteristics for the CBIC-U components in Appendix A, it can be seen that the 
peak fr for the NPN transistors occurs in the 4 to 5 mA range. The corresponding 
base-emitter voltage at this operating point is about 0.82 V, and the ALA201 linear 
array's smallest metal-to-metal capacitor is 1 pF. Therefore the operating frequency 
for these nominal values is 1.2 >3Hz. It should be noted here that extensive 
I 
simulations invoiving the complete circuit attempting to attain a higher frequency 
indicated that 1.2 GHz is the maximum center frequency for reliable operation. 
These simulations involved increasing the timing current, reducing the value of the 
timing capacitor, etc. It was concluded from worst-case analyses that operation 
above 1.2 GHz would be unreliable given the manufacturing tolerances for CBIC-
U. 
A high-quality output signal should be stable and provide a duty cycle of 
50o/o. To accommodate the former requirement, the constant-current source which 
provides the timing current must be stable. This is addressed in the next section of 
this chapter where the design of the current supply subcircuit is presented. To 
accomplish the latter requirement for a high-quality output signal, symmetrical ,, 
operation of the circuit is necessary. This is highly dependent on the matching of 
the base-emitter voltages between the left-hand branch (01 ,03 and 05) and right-
hand branch (Q2, Q4 and 06) of the oscillator core. In order to optimize the 
matching, the design of the chip layout (Chapter 4) must be such that these 
transistors are placed symmetrically about a common point. 
The optimization of the circuit design based on simulations using ADVICE 
will be presented in later sections of this thesis. These simulations address the 
effect on circuit performance that processing variations and layout parasitics may 
have. 
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3.2 CURRENT SUPPLY SUBCIRCUIT 
The design of the bias circuitry of any integrated circuit is critical because it 
determines the internal voltage and current levels during operation. The constraints 
and limitations imposed by the fabrication technology must be overcome, resulting 
in the successful operation of the IC. 
Although the base-emitter voltage-referenced bias circuit family (e.g., the 
Wilson and Widlar current sources) provides an elegantly simple method to obtain 
multiple currents, they have poor performance with respect to temperature 
variation. Since V BE has a temperature coefficient of about -2 mV/°C, 
implementations of v8E-referenced bias circuits(231 have typical output current 
temperature coefficients (TCo) in the range of several thousand parts per million 
(PPM). 
Since the oscillator core subcircuit requires a constant timing current to 
provide a quality output signal, a rc0 as large as that mentioned above would be 
unacceptable. A popular approach to overcome this difficulty is to employ a "band-
gap" voltage reference. However, this reference circuit has the disadvantage of 
utilizing a relatively high component count. This impacts the cost by requiring a 
larger die size (and its corresponding lower yield), and impacts power dissipation 
by virtue of its greater number of active components. Also, band-gap references by 
themselves only provide a reference voltage which then must somehow be 
converted to a current for application in the UHF VCO. 
Another approach to temperature-independent biasing is the use of the 
zener-referenced bias circuit. It has the technical advantages of a smaller chip area 
requirement and lower power consumption by virtue of its smaller component 
utilization. The use of this reference scheme in our UHF VCO implementation could 
prove the viability of using this technique in the CBIC-U technology. One possible 
disadvantage to using a zener reference in monolithic technology is that since the 
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reference is generated by a breakdown phenomenon[241, noise injection into other 
portions of the die may occur. However, the noise is likely to be no more than 50 uV 
and less than 10 kHz[251. Therefore it would have no effect on the UHF VCO 
operation which has voltage swings over 500 mV at 1.2 GHz. 
3.2.1 BASIC ZENER DIODE BIAS CIRCUIT 
The basic zener diode bias circuit is shown in Figure 3.6. 
VSP 
RA 
+ Vz( 
- RB 
+'out 
Figure 3.6 Basic Zener Diode Blas Circuit 
For the transistor structure that will be employed in the CBIC-U technology, a 
breakdown voltage of about 5.6 volts will be realized. With resistor RA providing the 
current to bias diode DA and transistors QB and QC, the equation. around the loop 
formed by DA, QB, QC, QD, RB and QA is 
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Since the transistors will all have approximately the same V BE, the reference 
current is 
(3.3) 
The current mirror formed by OD and 021 provides an output current 
(3.4) 
This circuit produces an output current that has eliminated the effects of 
temperature variation of V BE· However, the circuit may have a temperature 
variation due to the temperature coefficients of the resistor value and zener voltage. 
Indeed, TCo values in the range of 375-760 PPM were observed during ADVICE 
simulation of the circuit, depending on the component values. In order to optimize 
the circuit to obtain a near-zero rc0 the temperature compensation for the circuit 
will involve scaling the drift sources. By proper design the differertt magnitude and 
polarity drifts can be made to cancel to realize this goal. 
3.2.2 COMPONENT CHARACTERIZATION 
In order to execute the design of a temperature-compensated current 
biasing circuit, it is necessary to model each drift source. The three component 
parameters that will be modeled as a function of temperature are: the base-emitter 
voltage in the on state; the resistance of the 1 k.O per square diffused resistors; and, 
the zener voltage. 
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The temperature coefficient of V BE was obtained for an NU320P A 1 X N PN 
transistor, the type used throughout the UHF VCO, using the test set-up illustrated in 
Figure 3.7. 
+ 
VBIAS 
-
-
-
-
-
IC 
·~
 
+ 
10V VSP 
-
-
-100 
Figure 3.7 VBE Test Circuit 
With a constant collector voltage, V BIAS was adjusted to keep the collector current 
constant at I c = 1 ~00 mA as the temperature was varied from O to 100 °C. The 
values of V BE as a function of temperature are shown in Figure 3.8. The equation 
for this plot is 
vse = (-1.ssoE-3 v1°C)T = 0.010 v (3.5) 
with a coefficient of fit R2 = 1.00. Therefore, the temperature coefficient for V BE is 
TCv = -1.660 mV / °C. 
24 
a, 0.8 
a: 
0 
> 
I 
w 
m 
> 0.7 
0 20 40 60 80 100 120 
Temperature - 0c 
Figure 3.8 VBE(T) for 1X NPN 
The temperature coefficient for the resistance of the diffused resistors was 
"' "', 
obtained using the test set-up shown in Figure 3.9. 
ITEST 
1 mA 
-
-
RTEST 
1k 
+ 
• 
-
-
Figure 3.9 R(n Test Circuit 
VR 
With a constant test cur_rent of 1 mA, V R was measured as the temperature was 
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varied from O to 100 °C. The values of resistance obtained as a function of 
temperature(2&J are shown on Figure 3.10. 
a 1.1 
~ 
I 
I-
t/) 
w 
l-
a: 1.0 
0 20 40 60 80 100 120 
Temperature - 0 c 
Figure 3.1 o R(T) for Diffused Resistor 
This plot is non-linear, and when fitted with a second-order polynomial the equation 
is 
R1 k = 959 Q + (1.564E-3 n / °C)T + (5.276E-6 n / °C2)T2 (3.6) 
with a coefficient of fit R2= 0.995. Therefore, the resistor temperature coefficient (for 
hand analysis purposes) is TCR = + 1564 PPM. 
The zener diode will need both an electrical model and a temperature 
coefficient developed. For the electrical model, it was previously determined that 
the "sharpest" emitter-base junction breakdown mode was obtained with the 
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collector shorted to the emitterl271. By using the BV EBC mode, a soft knee is 
avoided in the characteristic and the behavior will more accurately resemble a 
constant-voltage source over a wider range of operating currents. 
There was no model available for the zener diode because ADVICE is 
incapable of modeling a breakdown phenomenon. In order to develop an 
equivalent model for the emitter-base breakdown phenomenon, a PU320PA 1X 
PNP transistor will be characterized to extract the appropriate parameters. Using 
the test set-up shown in Figure 3.11 at room temperature 
ITEST 
vz 
• 
- -
- -
Figure 3.11 Zener Voltage Test ClrcuH 
the breakdown voltage as a function of test current was obtained as shown in 
Figure 3.12. The function is very linear in the mid-range current region (the UHF 
VCO will operate in this range), and can be described by the equation 
Vz(T = 25 °C) = (25.5 V / A)ITEST + 5.60 V (3.7) 
with a coefficient of fit R2 = 0.986. 
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Figure 3.12 VZ(T:25) for 1X PNP 
The slope of this line is the zener,,series resistance and the y-intercept will be the 
temperature-dependent voltage source value for the equivalent model shown in 
Figure 3.13. 
A 
A A 
25.4 n 
+ 
5.60V 
-
B B 
B 
Zener Diode CBIC-U Implementation ADVICE Model 
Figure 3.13 CBIC-U Zener Diode Model 
This equivalent model will be used for the CBIC-U emitter-base zener breakdown 
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in all ADVICE simulations. 
The temperature coefficient of the voltage source was obtained with the 
same test set-up, only now a constant 1 mA test current was applied to the device 
as the temperature was varied from O - 100 °C. The resulting data shown in Figure 
3.14 is very linear. 
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Temperature • 0 c 
Figure 3.14 VZ(T) for 1X PNP 
The equation for this plot is 
Vz(T) = (1.60E-3 V / °C)T + 5.543 V (3.8) 
with a coefficient of fit R2 = 0.998. Thus the temperature coefficient for the zener 
voltage is TCz = + 1.60 mV / 0c. The temperature coefficient for the zener series 
resistance was not modeled because the value of Rz is much less than the other 
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resistors in the circuit and its effect would be negligible. 
3.2.3 COMPLETE ZENER DIODE BIAS CIRCUIT 
The design of the temperature-independent bias circuit will now be 
completed. In Section 3.2.1 it was found that in the basic zener diode bias circuit 
that v8e cancellation resulted in an output current g~ven by 
·,, 
loUT = V Z /R BIAS (3.9) 
However, lour still would have a temperature coefficient because the temperature 
coefficients of Vz and R BIAS are not equal. With the circuit in the form shown in 
Figure 3.6 simulations showed that TCo was approximately 100 PPM. In order to 
yield a nominally zero temperature coefficient for I OUT a negative-going drift 
component would need to be added to the circuit. By adding this to the branch of 
the circuit containing the zener diode, the total drift component for that branch can 
be scaled to null out the drift component for the remainder of the circuit. By 
employing the known negative temperature coefficient of V BE, this goal was 
achieved. 
The complete zener diode bias circuit necessary to drive the UHF VCO is 
shown in Figure 3.15. Several improvements and changes have been made to the 
basic circuit. By removing resistor RA from the basic circuit of Figure 3.6 and adding 
016 and 017, the voltage at the base of 018 is held more constant. This "self-bias" 
arrangement reduces the supply dependence of the output currents. Since the 
UHF VCO circuit requires five identical output currents produced by 011 - 015, the 
total base drive current for these five transistors would become a non-negligible 
part of I REF· To provide the base drive necessary, "helper transistor" 022 was 
added. 
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Figure 3.15 Complete Zener Diode Blas Circuit 
The third modification to the basic circuit was the addition of the "V BE 
multiplier" consisting of R7, RS and 020. As shown in Figure 3.16 the effective V BE 
from this arrangement can be made any non-integer value of V BE greater than 
one. 
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Figure 3.16 VBE MuHlpller 
By changing the ratio of R7 · and RS, the V BE multiplier will provide the properly 
scaled negative drift component necessary to obtain temperature-independent 
biasing. 
The complete oscillator requires that bias currents 112 - 115 all be 5.00 mA 
for a center frequency of 1.2 GHz, and to achieve this the bias reference resistor R6 
must be 1020 n. Satisfactory operation of the multiplier requires that the current 
through transistor 020 be nearly equal to the reference current through R6. In order 
to accomplish this, the current through the R7-R8 path must be kept to a minimum. 
By choosing RS as 1 Ok n, this current is only 1 .5o/o of the transistor collector current 
of about 5 mA. Optimization with ADVICE showed that in order to obtain the 
minimum output current temperature coefficient, the V BE multiplication factor must 
be n = 1.277. Hence R7 must be 2770 n. 
3.3 FREQUENCY TUNING SUBCIRCUIT 
The frequency of operation of the oscillator is proportional to the timing 
current. In order to vary the frequency of oscillation it is necessary to vary the timing 
current. By providing circuitry that will sink current from each end of the timing 
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capacitor this can be accomplished. The circuit that will do this is shown in Figure 
3.17. 
Q7 
VAEF 
VSP 
R3 
200 
111 
IC9 
R5 
150 
GND 
VIN 
Figure 3.17 Frequency Tuning Subcircuit 
It is a modified emitter-coupled pair with the collectors of 09 and 01 O to be 
connected to the timing capacitor Cx. When VIN> V REF• 09 and 010 are on and 
07 and 08 are off. In this state the collector currents of 09 and 01 O sink a fraction 
of the timing current from Cx and reduce the oscillation frequency.,When V REF > 
VIN• 09 and 01 O are off and the oscillator operates at its highest frequency. The 
center frequency of the oscillator is defined to be when VIN = VREF· 
The emitter degeneration resistors R4 and RS modify the DC transfer 
characteristic of the emitter-coupled pair. With R4 = R5 = 150 n, the linear behavior 
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of the emitter-coupled pair is extended so that the range of input control voltage 
VIN is from V REF - 1 V to V REF + 1 V. Without the emitter degeneration resistors, an · 
unsatisfactorily narrow control range of about +/- 75 mV would be exhibited. These 
resistors introduce local feedback at the pair and extend the linear range of 
operation by an amount approximately equal to IEERE· By extending the linear 
range of the frequency tuning control over a wider voltage range, the tuning 
function is more easily accomplished and more reliable (i.e., more noise immunity). 
Resistor R3 acts as a load for 07 and 08. This provides a voltage drop so that their 
collector voltage equals· that of 09 and 010 (about 7.5 V) when v1N = VREF· This 
minimizes the effects of Early voltage (see Appendix A) to ensure symmetrical 
tuning about the center frequency. 
3.4 FUNCTIONALITY SIMULATION OF COMPLETE VCO 
The complete UHF VCO circuit is shown in Figure 3.18. Using ADVICE the 
functionality of the circuit was verified and found to meet all design criteria. 
Appendix C contains the netlist describing this circuit, and the DC operating point 
analysis is contained in Appendix D. Several key waveforms are shown in Figure 
3.19 to illustrate the operation of the UHF VCO at 1.2 GHz. As can be seen the 
waveforms appear .. rounded," or smoothed, rather than sharp as in Figure 3.5. This 
is typical for very high frequency circuit operation due to the filtering effects of the 
parasitic capacitances. 
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Figure 3.18 Complete Voltage-Controlled Oscillator Circuit 
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Figure 3.19 Waveforms During VCO Operation 
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The simulation netlist contained a temperature-dependent voltage source 
(which ADVICE can model) rather than a breakdown phenomenon (which ADVICE 
can't model) for the zener voltage. In order to initiate oscillation in the simulation 
environment, a "jump-start" current source was employed to induce a small 
. 
perturbation on the timing capacitor. In· the actual operation of a fabricated IC, slight 
mismatches in components and noise would cause the circuit to leave its stable 
state and begin oscillating. It should be noted that the circuit reaches steady-state 
operation after only· one oscillation cycle as seen in Figure 3.19. Simulations 
comparing the oscillation period after 100 cycles to the oscillation period after 2 · 
cycles detected no difference. 
A more in-depth discussion of the performance of the UHF VCO will be 
given in Chapter 4 where the effects of processing variations are discussed, and in 
Chapter 5 where the fabricated prototype chip is characterized and the 
measurements are compared to the simulation and design goals. 
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4. DESIGN AND SIMULATIONS OF THE VCO CHIP 
4.1 SEMICUSTOM LINEAR ARRAY OVERVIEW 
The development of the semicustom linear array family was intended to 
provide a cost-effective, short lead-time option for providing analog circuit functions 
. 
on a bipolar monolithic integrated circuit. It is a less expensive approach than a full-
custom chip because each new circuit requires the d.esign of only four 
photolithographic masks to provide the metalization pattern. The turn-around time 
is much quicker because wafers only need to receive the metalization processing 
steps. These advantages made the ALA201 CBIC-U Linear Array an ideal 
candidate for realizing the VCO design. 
4.2 SUBCIRCUIT AND CHIP LAYOUT 
The ALA201 chip consists of several "tiles" symmetrically located on the 
chip. These tiles allow the chip design to be implemented on a subcircuit-by-
subcircuit basis, thus permitting the critical needs of each subcircuit (e.g., 
component matching, thermal gradient considerations, current densities, etc.} to be 
addressed within its own block. The components within the tiles, and the tiles 
themselves, are interconnected with two levels of metalization. 
The general strategies and concerns of integrated circuit chip layout[2s. 291 
are beyond the scope of this thesis, as are the specific guidelinesl301 concerning 
the CBIC-U technology. However, several considerations need to be mentioned 
here. First, it was crucial to lay out the oscillator core subcircuit as close as possible 
to symmetrical to assure symmetry between each side. That is, 01, 03, 05 and R1 
are as symmetrical as possible with 02, 04, 06 and R2 ~ithin the constraints 
imposed by the array design itself. Also, each subcircuit tile (even those without 
active circuitry) has its substrate connections tied to GND. Finally, the subcircuit 
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tiles are connected to the VSP and GND pads with oversized metalization. These 
latter two layout considerations address the need to minimize undesirable noise 
being introduced into the circuit from small resistive voltage drops during switching 
transients 
The computer-aided design tools used to perform this chip layout were: 
GRED, a graphics editor; SCHEMA, a schematic capture tool; GOALIE, a netlist 
extraction tool; and ICED, an IC layout editor. 
A block diagram of the chip is shown in Figure 4.1 and the complete chip 
layout is shown in Figure 4.2. 
FREQUENCY 
TUNING 
CURRENT 
SUPPLY 
OSCILLATOR 
CORE 
Figure 4.1 Block Diagram of Chip Layout 
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4.3 PARASITIC EXTRACTION 
The design of an integrated circuit is an iterative process in which the circuit 
design and chip design evolve somewhat simultaneously. The availability of 
components for wiring at the subcircuit tile level on the chip further compound the 
design process when a linear array is used. For example, it may not be possible to 
obtain an exact resistor value desired with a reasonable series-parallel 
combination of available resistors. Therefore, the designer must take this into 
account and make small adjustments to optimize the design "on-the-fly." 
Once the circuit/chip design is "frozen," but before masks are ordered, 
extraction of all parasitic components is done. The CAD tool that performs this 
function provides a comprehensive netlist containing the circuit description based 
on the chip layout database. Included are the lumped wiring interconnect 
capacitances, resistor segmentation and other layout-specific information. The 
extracted netlist used for final verification of this design is contained in Appendix E. 
The results of simulations of the final d~sign will be discussed in Section 5 of this 
chapter. 
4.4 PROCESSING VARIATIONS 
In addition to the component considerations pertaining to the final chip 
design discussed above, the manufacturability of the product is another very 
important consideration. The product must be robust so as to minimize the effects of 
the many normal variations in the wafer processing facility. The final UHF VCO 
circuit and chip design is composed of five types of components: NPN and PNP 
transistors, 1080 and 50 n/square resistors, and a metal-to-metal capacitor. The 
characteristics of each of these can vary over the normal range of processing 
independently of the other components. Considering the high-end, low-end and 
nominal cases for the five types of components yields a total of 243 possible 
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combinations of processing variations. However, in order to guarantee the 
performance of the circuit, only six worst-case processing combinations need to be 
considered in addition to the nominal case. Since this circuit is optimized for speed, 
its performance is somewhat dependent on the gain of the transistors in the 
oscillator core subcircuit. The "slow" and 11fast" combinations examine the effect of 
all transistors simultaneously having low and high betas, respectively. The "B 
mismatch" cases examine the effects of mismatch between the PNP and NPN 
transistors, and the "R mismatch" cases examine the effects of mismatch between 
the 1080 and 50 n/square resistors. The performance of the current source 
subcircuit has a very minor dependence on the matching of its components, and 
these four cases were used to guarantee its robustness. Table 4.1 summarizes the 
worst-case analyses performed on the circuit to guarantee its operation over the 
processing variations expected. 
Description ·oNPN BpNP R1k R50 Cap 
Combo 1 Nominal Nominal Nominal Nominal Nominal Nominal 
Combo2 Slow Low Low High High High 
Combo3 Fast High High Low Low Low 
• 
Combo4 B mismatch Low High High High High 
Combos B mismatch High Low High High High 
Combo 6 R mismatch Low Low High Low Nominal 
Combo 7 R mismatch Low Low Low High Nominal 
Table 4.1 - Processing Variation Combinations for Slmulatlons 
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4.5 CIRCUIT SPECIFICATIONS 
Since great care was used in the design of this chip to minimize parasitic 
capacitances and optimize component matching within the oscillator core, the final 
dynamic simulation results showed immeasurable differences compared to the 
simulations of the nominal circuit. The characteristics illustrated in Chapter 3 can 
therefore be considered an accurate representation of the performance of the 
device and will not be reproduced here. The DC operating point analysis is 
included as Appendix F for completeness. The DC and AC performance 
specification based on the full-chip simulations are tabulated in Section 2 of 
Chapter 5. This provides for greater clarity and will allow easier comparison to the 
measured values obtained from the prototype chips. 
It should be noted here that the specifications for this emitter-coupled 
implementation of a voltage-controlled oscillator compare favorably to those of 
lower-speed, commercially available componentsl31 -331. The architecture and 
performance of this circuit could easily form the basis for the implementation of 
higher-performance, large-scale functions such as phase-locked loops, clock 
regenerators, timing recovery, frequency synthesizers, etc. 
43 
5. EXPERIMENTAL RESULTS 
5.1 MANUFACTURE OF THE IC 
The experimental VCO based on the design presented in Chapters 4 and 5 
was fabricated in the CBIC-U technology at the AT&T Microelectronics plant in 
Reading, Pennsylvania. Three wafers were available .for testing and 
characterization, and of these two were sawn and a sample prepared for further 
;\ 
assembly. A photomicrograph of the prototype chip is shown in Figure 5.1 
To facilitate reliable DC and AC electrical testing of the completed chips, the 
chips were mounted in a 16-lead dual-in-line ceramic package. In order to 
eliminate any detrimental effects on the high frequency operation of the VCO, only 
the pads that carry DC potentials were wirebonded to make connection to the 
package leads. These connections are for the power supply {VSP and GND), bias 
resistor nodes (R6A and R68), and frequency tuning control (VIN and VREF). In 
addition, the package lids that are normally hermetically sealed were not installed 
on the packages to allow internal probing operations. A photomicrograph of the 
completed device is shown in Figure 5.2, and the corresponding package pin-out is 
illustrated in Figure 5.3. 
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Figure 5.1 Photomicrograph 
UHF VCO Chip 
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of 
Figure 5.2 Photomicrograph of 
Packaged Chip 
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Figure 5.3 UHF VCO Package Pin-Out 
5.2 ELECTRICAL MEASUREMENTS 
Immediately .following the packaging operation, the units were subjected to 
a visual screen for any mechanical and packaging defectsl34J. A simple electrical 
test that measured the power supply current (with V 1N=V REF=open) served as an 
electrical screen to remove o0-induced circuit failuresl35, 361. From the units that 
remained, a random sample of eight were chosen for complete testing. The IC 
packages were mounted on a two-sided printed circuit board for testing of the DC 
and AC performance characteristics. 
The DC parameters measured were the power supply current lvsp, 
frequency tuning reference current lvREF and input current lvlN· These were all 
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found to be well centered between the minimum and maximum values obtained 
during the worst-case full-chip simulations. The measured DC parameters 
correspond with wafer processing in which the sheet resistance of the R 1 k and R50 
resistors are slightly above nominal. The DC characteristics are summarized in 
Table 5.1. 
The VCO output stage is unbuffered, and its lack of 50 o drive capability 
presented some difficulty during dynamic testing. The state-of-the-art[37-40J in test 
probe performance is: (1) high impedance probes have a maximum bandwidth of 
about 600 MHz; and (2) GHz-capable probes impose a 50 n load on the 
measurement node. It should be noted, however, that typical applications for which 
the VCO circuit would be used are not affected by this shortcoming. Either the 
output of the VCO would be used to drive the high-impedance input stage of 
another chip-level circuit (e.g., the phase detector of a phase-locked loop) or the 
output of the VCO be buffered to increase its drive capability (e.g., a stand-alone 
oscillator). Due to this lack of drive capability, an oscilloscope record of the output 
waveform is not available. 
The dynamic performance of the prototype chip was verified using a 
modified version[41 1 of a non-contact measurement techniquel42J. This technique 
was originally developed for measurement of noise in high-speed digital 
telecommunications systems where loading by the test equipment adversely 
affected the measurement results. The measurement system for the testing 
described here consisted of a Hewlett-Packard Model 70001 A Mainframe 
Spectrum Analyzer (BW=22 GHz), Model 70206A System Graphics Display and RF 
pick-up coil. The RF pick-up was fabricated from bare wire approximately four 
inches long that was turned into a five-loop coil about one-quarter inch in diameter. 
The loop is held in close proximity to the chip (5 mm or less produced the best 
results), which allows the frequency to be coupled into the spectrum analyzer. Thus 
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the induced voltage on the pick-up coil allows the frequency of operation to be 
determined without disturbing the device under test. 
The AC characterization consisted of measuring the tuning range above 
and below the center frequency. The observed values for the tuning range are well 
. 
. 
above the minimum values observed during worst-case full-chip simulations. 
Figure 5.4 shows the 1.2 GHz center frequency operation of the prototype VCO. 
The measured AC parameters correspond with wafer processing in which B NPN is 
slightly above nominal. The AC electrical characteristics are summarized in Table 
5.1. 
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Test Conditions 
Parameter VSP VREF VIN Min. Typical Max. Unit 
'vsP 10V 5V 3V 33.3 36.4 37.2 mA 
'vsP 10V 5V 5V · 33.3 36.6 37.2 mA 
'vsP 10V 5V 7V 33.3 36.8 37.2 mA 
1VREF 10V 5V 3V 17 
53 106 uA 
1VIN 10V 5V 7V 20 67 
119 uA 
Tuning Range 
Above f center 1 OV 5V 3V 42 124 N/A MHz 
Tuning Range 
Below f center 1 OV sv 7V 85 100 N/A MHz 
Notes: 
(1) The values shown as Min. or Max. are the worst-case values over the 
expected range of processing variations. 
(2) Positive current is defined as current into the device. 
(3) The values shown as Typical are representative for the devices used in 
this research, which were obtained from one processing lot. 
Table 5.1 Summary of Electrical Characteristics 
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6. CHIP-LEVEL INTERCONNECTION STUDY 
6.1 INTERCONNECTION CONCERNS 
Historically, on-chip interconnect modeling has been given very little 
attention in analog integrated circuit design. However, recent advances in bipolar 
device technology that allow operating frequencies in the UHF range suggest that 
the effects of on-chip interconnects be investigated. Section 2 of this chapter 
investigates a typical CBIC-U on-chip interconnect structure, but the technique can 
be applied to any integrated circuit fabrication technology. Knowing the limitations 
imposed by the interconnect, guidelines for their application are then developed in 
Section 3. 
The availability of the linear array allows a quick-turnaround option for the 
fabrication of analog functions. By designing a mask set that contains a matrix of 
chips with several different analog functions, it would be possible to interconnect 
only the known good die sites after testing via wirebonding to construct a higher-
level analog function. This chip-level interconnection scheme would allow a novel 
form of analog wafer-level integration. An approach such as this could be taken for 
the evaluation of experimental circuits or for the manufacture of low production 
volume functions, bath of which may not support the development costs associated 
with the development of a full-custom, medium- to large-scale integrated circuit. To 
achieve good circuit function, however, it is necessary to know the limitations 
imposed by the chip-to-chip interconnections. Section 4 of this chapter investigates 
a typical chip-to-chip interconnect structure, and guidelines for their application are 
developed in Section 5. 
6.2 ON-CHIP INTERCONNECTS 
The fabrication of interconnects in any integrated circuit technology imposes 
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a set of unique constraints on circuit performance. And as design rules shrink, chip 
sizes grow and operating frequency increases, the on-chip interconnects become 
an increasingly important concern. To contend with these problems low resistivity 
materials are· being used for the metalization scheme in integrated circuit 
fabrication technologies. 
Unique to the CBIC-U technology is the use of a titanium-platinum-gold 
metalization system that provides a sheet resistance of only 0.04 o per square. 
This interconnection system provides two levels of interconnection ("top metal'' and 
"bottom metal"), and the two levels can be connected with 1'vias." The metal lines 
are su~rounded by an Si02 insulator as shown schematically in Figure 6.1. 
Tl-Pt-Au 
Figure 6.1 Typical CBIC-U Conductor 
• 
In earlier chapters of this thesis it was found that the maximum reliable 
operating frequency for this technology was 1.2 GHz. The prototype UHF VCO chip 
design emphasized localized interconnects, and the parasitic capacitance 
associated with these were modeled as simple lumped elements. The validity of 
this was demonstrated by no discernible differences being detected between the 
simulations using the nominal netlist and the extracted netlist .. 
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However, for "long-distance" interconnects this lumped element 
approximation may no longer be valid. Since long-distance interconnects may be 
necessary in the design of large chips, the details of how they are modeled can be 
critical for a circuit. 
When the physical dimensions of an element affect the propagation of a· 
signal on it, the element is termed "distributed" and transmission-line effects can 
occur(43J. In analyzing the propagation of a signal in the frequency domain, when 
the length of the interconnect is greater than one-fifteenth of the wavelength of the 
signal it carries, the interconnect must be treated as a transmission line1441. This 
"breakpoint" at which the interconnect must be modeled as a transmission-line is 
important because: (1) the circuit and chip designs must take this into account to 
realize optimum performance if a transmission-line model is required, or to be . 
avoided; and (2) a substantial increase in computing power and/or time is needed-
when including all the elements associated with a transmission-line model, so it 
must be considered only when necessary. 
Proceeding with the analysis of the interconnect element in the frequency 
domain, the velocity of propagation is first found. When the medium surrounding 
the conductor is not air or vacuum, the velocity of the signal is reduced accordingly. 
For the structure shown in Figure 6.1, the velocity of propagation (4s1 is then given by 
v = ~ = 1.518 meters/ second 
Er (6.1) 
where the speed of light is c0 = 2.9979E8 meters/second and the relative 
permittivity of the dielectric medium is er = 3.9. The wavelength of the 1.2 GHz 
signal is therefore 
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A= v = 0.127 meters 
fmax (6.2) 
To remain below the transmission-line 11breakpoint," the following ratio must be 
satisfied 
s• 
A.> 15 ,- (6.3) 
where I is the length of the interconnect. This is satisfied for an interconnect that is 
I~ 8.43 mm (6.4) 
For the ALA201 linear array used to fabricate the prototype UHF VCO, the worst-
case interconnect is shown in Figure 6.2. The active area available for interconnect 
wiring on the chip is 2.25 mm by 1.90 mm. Thus the worst-case long-distance 
interconnect would be 4.15 mm, which is well under the breakpoint for this 
technology. 
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6.3 GUIDELINES AND MODEL FOR ON-CHIP INTERCONNECTS 
The worst-case long-distance interconnect shown above would rarely, if 
ever, be used in the layout design of an integrated circuit. Indeed, it is typical for 
,, 
long-distance interconnects to be1461 of a length given by the expression 
I _ 11 chip area max - 2 (6.5) 
For an interconnect at the breakpoint frequency of CBIC-U, Equation 6.5 yields a 
chip with an active area of 12.7 mm by 12.7 mm. This implies that the maximum 
chip size for 1 .2 GHz operation have an active area about 38 times as large as the 
ALA201. As the scale of integr·ation increases for high frequency circuits, power 
dissipation may become the limiting .factorl47J long before the breakpoint is 
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reached. 
However, even for integration at a scale where the typical long-distance 
interconnect length remains below the breakpoint, propagation delay may still be a 
concern. In applications where the interconnect delay must be modeled accurately, 
the distributed RC network can be employed. Shown symbolically in Figure 6.3, 
Figure 6.3 Symbolic Distributed RC Network 
geometrically distributed effects of the parasitic resistance and capacitance can be 
modeled by the equivalent network shown in Figure 6.4. 
R R 
C 
R 
C C 
----
R 
----
Figure 6.4 Equivalent RC Network 
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When the interconnect is segmented as shown above, the response in the time 
domain can be found. Referring to the representation in Figure 6.5 
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Figure 6.5 Response of RC Network 
the response at node n is given by 
cdVn = ln-1 - In 
dt (6.6) 
(6.7) 
By increasing the segmentation of the interconnect, the differential form of the 
above expression can be used as given in Equation 6.8. 
rcdY.. = d2V 
dt dx2 
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(6.8) 
where c is the capacitance per unit length, r is the resistance per unit length and x 
is the distance along the interconnect from the input. 
The solution to this equation gives the propagation delay of a signal along 
the interconnection at a distance x as 
tx = Ax2 (6.9) 
where A is a constant. 
A discrete solution of the segmented circuitl48l yields an approximate delay 
of 
tn = RCn(n+ 1) 
2 (6.10) 
By increasing the segmentation of the interconnect, the delay for the total 
interconnect length I becomes 
t, = (rl)(cl) = r~,2 
2 2 {6.11) 
where c is the capacitance per unit length, r is the resistance per unit length and I is 
the total length of the interconnect. 
The series resistance of a metal chip-level interconnect is determined by 
counting the number of squares and multiplying by the sheet resistance. In the 
CBIC-U technology bottom interconnection metalization has a sheet resistance of 
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0.040 per square and a minimum width ·(which can carry 2 mA per uM of width) of 
5uM13oJ. Thus the worst-case ALA201 interconnect shown earlier in Figure 6.2 
would have a total resistance of 33.2 n. 
The parasitic capacitance of a metal chip-level interconnect is determined 
by multiplying the total area by the capacitance per unit area. In the CBIC-U 
technology, the bottom metal interconnects will have the highest capacitance as 
they are closer to the substrate. Using a formula that accounts for fringing 
effects(aoJ,the capacitance is given by 
C = (5.162E-5)(L)(W + 1.947) (6.12) 
where L and W are the interconnect length and width in uM. For the worst-case 
runner the parasitic capacitance would be 1.5 pF. 
Using these parasitic values, the propagation delay as given by Equation 
6.11 through a segmented form of the worst-case interconnect would be 
t(!qn. 6.11 = 0.025 nS (6.13) 
This shows excellent agreement with the delay predicted by the propagation 
velocity given by Equation 6.1 of 
tEqn. 6.1 = 0.027 nS (6.14) 
It should be noted that the difference between these results is only 0.2o/o of the 
period of a 1.2 GHz signal. 
Based on extensive simulations using ADVICE for a number of test cases 
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using variety of network values, the representation of an interconnect by 8 or more 
segments provides adequate accuracy (i.e., within 1 °/o of the calculated delay). 
, Therefore, for those applications that demand accurate modeling of the 
interconnect propagation delay, an a-segment distributed RC network will generally 
yield successful, accurate simulation results. 
6.4 CHIP-TO-CHIP INTERCONNECTS 
As described in Section 6.1, the linear array offers the possibility of wafer-
level integration of analog circuits. For example, wafers could be fabricated with 
several different low-level "building-block" analog functions arranged in an 
alternating pattern across the wafer. These functions would be tested individually 
after wafer fabrication. Then, knowing which chips pass final test, the individual _ . 
(. 
' 
sites could be connected in various combinations to form higher-level analog 
functions. The interconnection would be accomplished with an automated 
wirebonding system that would select the proper chips to realize the desired 
function. 
To illustrate this concept, consider a scenario involving two building blocks 
as shown in Figure 6.6. Here the output of function "A" must be connected to the 
input of function "8" to form the higher-level analog function "AB." Assume that chip 
#2 passed final test for "A" and either chip #4, #5 or #12 passed final test for "8." 
There then exists three possibilities to form "AB": chip #2 to chip #4; chip #2 to chip 
#5; or chip #2 to chip #12. The three different wirebonds necessary to realize "AB" 
are mapped simultaneously onto the diagram for illustration purposes; only one 
wirebond would actually be required. As can be seen in Figure 6.6, vastly different 
length wire interconnects are required to accomplish the desired integration 
depending upon the chips selected. 
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To realize these chip-to-chip interconnects, wirebonds that terminate in a 
wedge bond at both ends are used. In a wedge bond a short piece of wire is 
bonded parallel to the surface, becoming flattened in the process. The connections 
span from one bond pad to another in a somewhat arched shape. The shape of the 
wire loop is dictated by the mechanics of the bonding process: The peak of the wire 
is closer to the first wedge bond because the bonding capillary first lifts vertically 
and pulls slightly on the wire as it moves to the second wedge bond and lowers 
into position. Actual typical chip-to-chip wire interconnections are illustrated in the 
photomicrograph of Figure 6. 7. Note that it is a reflection of the wire that is visible 
on the surface of the chip, appearing just to the left of the actual wire . 
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Figure 6.7 Photomicrograph of 
Chip-to-Chip Interconnect 
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The feasibility and limitations of wirebonding in the context of wafer-level 
integration will be carried out in the frequency domain. For the previous analysis of 
on-chip interconnects, the structure was uniform and flat with rectangular gold 
conductors surrounded by a planar dielectric. For the chip-to-chip wirebond the 
geometry is now different (a 1 mil diameter round wire that forms an arch), as are 
the material properties (aluminum wire surrounded by air). For the wire surrounded 
by air, the propagation velocity is simply 
v = Co = 2.9979E8 meters / second 
since er= 1.00 for air. The 1.2 GHz signal therefore has a wavelength 
A = v = 0.250 meters· 
fmax 
(6.15) 
(6.16) 
To adhere to the one-fifteenth rule (see Section 6.2) so as to remain below the 
transmission-line breakpoint, the chip-to-chip interconnect must have a length 
I~ 16.7 mm (6.17) 
The geometry of the on-chip interconnects across the monolithic integrated 
circuit required only a two-dimensional analysis. Now, however, the geometry of the 
wirebond demands that the analysis account for the added dimension of the wire 
loop. In order to accomplish this a selection of chip-to-chip interconnects were 
fabricated at the AT&T Microelectronics plant in Allentown, Pennsylvania. A sample 
of three wirebonds were made for each of five different lengths. The five different 
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lengths were chosen in °one-chip increments" to simulate interconnecting an 
adjacent chip, a chip two sites away, etc. Since the horizontal step distance for the 
ALA201 linear array matrix is 3.13 mm, the pad-to-pad bonding distances were: 
3.13 mm; 6.26 mm; 9.39 mm; 12.52 mm; and 15.65 mm. 
To characterize the propagation delay through the wirebond for the various 
step distances, a method known as time-domain reflectometry was employed. A 
step generator and an oscilloscope form the basis of the measurement system 
which can best be described as "closed-loop radar." In TOR a voltage step is 
propagated down the interconnect under investigation, and the incident and 
reflected waves are monitored by the oscilloscope at a particular point on the line. 
In the case of the wirebonds, the signal was injected and monitored at the same 
end. And, since the opposite end is an open circuit, the response from the reflected -
wave was captured by the oscilloscope. This then allowed the propagation delay to 
be determined. The test set-up used to in this evaluation consisted of a Hewlett-
Packard Model 54120A Digitizing Oscilloscope Mainframe and Model 54121 A 
Four-Channel Test Set (with TOR capability). 
The measurements for the fifteen sample wirebonds as a function of step 
distance are illustrated in Figure 6.8. 
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Figure 6.8 Measured Delay vs Step Distance 
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As can be seen the propagation delay ranged from about 1 O to 60 pS. However, it 
should be noted that as step distance increased the individual delay times became 
less consistent for a given step distance. For example, at 15.65 mm step distance 
there was a 7°/o difference between the minimum and maximum propagation delay 
times. 
Further investigation of the wirebonds revealed that there were variations in 
the geometry of the wire loop that caused a variation in the length of the wire for a 
given step distance. In order to quantify this variation, the wirebonds were removed 
and the length of each wire measured using a Hiedenhain Model MT25 
Measurement System. The measured propagation delay now correlates very well 
when using the actual wire length instead of the pad-to-pad step distance. This is 
illustrated in Figure 6.9. 
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Figure 6.9 Measured Delay vs Wire Length 
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The calculated propagation delay using Equations 6.15 and 6.18 and based on the 
1wire = lwire 
VEqn. 6.15 (6.18) 
measured wire lengths also correlates very well with the measured propagation 
delay as illustrated in Figure 6.10. 
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Figure 6.10 Measured and Calculated Delay vs Wire Length 
6.5 GUIDELINES AND MODEL FOR CHIP-TO-CHIP INTERCONNECTS 
The breakpoint length for wirebonds in the CBIC-U technology was given 
by Equation 6.17 as 16. 7 mm, and was based on a 1.2 GHz operating frequency. 
Based on the experimental results obtained here, the maximum step distance 
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across an ALA201 wafer for the interconnection of two building-blocks would 
include matrix of chips that would range between 5 chips by 5 chips to 1 chip by 6 
chips (based on a chip site step and repeat of 3.13 mm by 2.34 mm). The implies 
that the manufacturing yield would have to be so low as to range between 8°/c, to 
30°/o at final test to require such interconnect spans. If the manufacturing yields are 
greater than that, the maximum span would be much less that the breakpoint length 
of 16. 7 mm. For general application of wafer-scale integration, the feasibility 
depends on chip size, manufacturing yield and the layout and number of building-
blocks on a wafer matrix. All of these factors combined would require an in-depth 
study to determine whether wafer-scale integration is economically justified for a 
particular application case. 
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7. CONCLUSION 
7.1 SUMMARY OF WORK 
The research undertaken in this thesis was two-fold in purpose: The upper 
limit of reliable high frequency operation of the CBIC-U bipolar integrated circuit 
fabrication technology was to be determined. Then at that frequency, the effects of 
, 
chip-level interconnects were to be examined. 
For the former purpose, a high-frequency voltage-controlled oscillator was 
designed and fabricated. It was determined that the emitter-coupled oscillator 
architecture was best suited for implementation in a bipolar technology. An 
overview of the CBIC-U technology and a comparison to the SBC technology was 
then given for background. The electrical characteristics and simulation models for -
the standard components that were used in the design of this circuit were also-
presented. 
The UHF VCO operates from a single 1 O volt power supply and requires 
about 37 mA supply current. The design of the circuit consists of three subcircuits: 
the oscillator core subcircuit, the current supply subcircuit and the frequency tuning 
subcircuit. The oscillator core was optimized for speed and thus operates with 
small voltage swings and large bias currents. It provides a differential output 
voltage. The current supply uses a zener-based reference scheme and was 
designed for a nominally zero temperature coefficient over the range O to 100 °C. 
The frequency tuning subcircuit controls the oscillator operation by means of a 
differential input voltage with a two volt range about a reference voltage. Based on 
ADVICE simulations, the maximum center frequency for reliable operation across 
all processing variations was found to be 1.2 GHz. The prototype UHF VCO chip 
was designed and fabricated on an ALA201 linear array. The chip successfully 
demonstrated operation at a center frequency of 1.2 GHz, with a tuning range of 
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+124 MHz/ -100 MHz. 
The effects of both "long-distance" on-chip interconnects and "chip-to-chip" 
wire interconnects· were studied. The breakpoint at which transmission line effects 
would become a concern was established for both types of interconnects for the 
CBIC-U technology. For a minimum-width, bottom-metal on-chip interconnect, that 
length was found to be 8.43 mm. For typical designs that equates to a chip with an 
active area of 12.7 mm by 12.7 mm. It is believed that as the scale of integration 
increases, power dissipation may be the limiting factor, rather than interconnect 
effects, for high-frequency circuits in CBIC-U. Below the breakpoint, a distributed 
RC network model for critical interconnects was shown to be valid. 
To evaluate wirebonding as a possible method to implement wafer-scale 
integration, prototype chip-to-chip interconnects were fabricated. Based on delay -
time measurements, the breakpoint was found to be 16.7 mm. The technicat 
feasibility of this integration method was demonstrated, but it was determined that 
an in-depth study of each potential application would need to be made. Factors to 
be considered in justifying this technique are chip size, processing yield, etc. 
7.2 FUTURE TOPICS 
The prototype VCO demonstrated the capability of the emitter-coupled 
integrated circuit oscillator architecture to operate at frequencies in the UHF range. 
This capability may be of interest for the implementation other VCO circuit 
architectures in this and other technologies. For example, the still-experimental 
next-generation CBIC-V technology has an NPN fr of 13 GHz. This could yield a 
VCO that operates at 4 GHz or higher. Given these potentials, several topics for 
future research would be: ( 1) design and fabrication of an emitter-coupled VCO that 
operates in the SHF range and employs parasitic capacitance as the frequency 
determining element; (2) implementing a higher-level analog function (e.g., a 
71 
phase-locked loop) that employs the UHF VCO described in this thesis; (3) adding 
to the UHF VCO output emitter-coupled logic that performs a "programmable 
modulus" counter function, yielding a frequency tuning range ~f several orders of 
magnitude down to the LF range; and (4) design and fabrication of test chips of 
assorted linear circuits for further study of the feasibility of wafer-level integration of 
analog functions, in terms of both the electrical and mechanical limitations. 
,' 
,. 
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APPENDIX A 
Typical Electrical Characteristics of 
Selected CBIC-U Components 
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NPN TRANSISTOR ELECTRICAL CHARACTERISTICS 
(All data is at TAMs=25 °C) 
DC Parameters for the NU320PA 1 X NPN 
Symbol Measurement/Condition Min 
Typ 
hFE le = 1 mA, Vee = 2 V 25 4
0 
fr le = 1 mA, Vee = 2 V - 2.5
 
VA (early voltage) le = 1 mA, Vee = 2, 4 v 8 11 
VCE (sat) le = 1 mA, la = 100 µA -
.13 
VBEt IE = 1 mA, Vee = 2 V .730
 .780 
BVCEX le = 100 µA, IB = 0.1 µA 11 
14 
IEBO VEB = 2 V, IC = 0 -
.01 
BVCBO le = 1 µA 16 
19 
BVcso (collector IC = 1 µA 20 40 
substrate breakdown) 
ICES Vee = s v -
1 
ICBO VCB = 10 V, IE = 0 - 1
 
BVEBO IE = 10 µA 5.0 5.4
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Max Unit 
- -
-
GHz 
-
V 
.35 V 
.830 V 
-
V 
1 µA 
-
V 
-
V 
-
nA 
-
nA 
6.7 V 
Frequency vs. Current for a Typical NU320PA 1X NPN 
9-------------------------~ 
8 
7 
6 
5 
4 
3 
-N X 
c., 2 
sv--
4V--
VCE = 2 V----
-
1 
.9 
.8 
.7 
.6 
.5 ~--____,ji.........-~----ii.........~_.___...i...-.i~ ......... -------_,___-.......___....____...__ .................... ~ 
10-4 10-3 10-2 
CURRENT (A) 
Current vs. Breakdown Voltage for a lyplcal NU320PA 1 X NPN 
-c( 
90 
80 
70 
60 
~ 50 
CJ 
-
40 
30 
20 
10 
0'-----'-----'---..,____..._....:1;.._...L....--..1~__.__......_~ 
0 2 4 6 8 10 12 14 16 18 20 
VCEX (V) 
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,, 
Current vs. Saturation Voltage for a Typlcal NU320PA 1X NPN 
5.0 
hFE=2\ 
4.0 
-
hFE = 5 ct 
E 3.0 
-<.) hFE = 10 
-
2.0 
1.0 
0 L......."-L..ilL..L...--"-----J---..._---'---._---
0 .1 .2 .3 .4 .5 .6 .7 
VCE (sat) (V) 
Current vs. Base-Emitter Voltage for a Typlcal ""NU320PA 1 X NPN 
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Output Voltage Characteristics for a Typical NU320PA 1X NPN 
5.0 
4.0 
-
3.0 c( 
E 
-(J 
-
2.0 
30 µA 
1.0 
18 = 10 µA 
VCE (V) 
Current Gain Characteristics for a lyplcal NU320PA 1X NPN 
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PNP TRANSISTOR ELECTRICAL CHARACTERISTICS 
{All data is at T AMB =25 °C) 
DC Parameters for the PU322PA 1X PNP 
Symbol Measurement/Condition Min Typ 
hFE IC = 1 mA, Vee = 2 V 80 
110 
fT le = 1 mA, VCE = 2 V - 3.5
 
VA (early voltage) le = 1 mA, Vee = 2, 4 V 20 40 
Vee (sat) le = 1 mA, le = 100 µA -
.13 
Veet IE = 1 mA, VCE = 2 V .720 .77
5 
BVCEX IC = 100 µA, le = 0.1 µA 12 
18 
IEBO VEB = 2 V, IC = 0 -
.02 
BVCBO IC = 1 µA 20 3
0 
BVcso ( collector IC = 1 µA 20 60 
substrate breakdown) 
ICES Vee= 5 v -
1 
ICBC Vee = 10 V, IE = 0 -
1 
BVEBO le = 10 µA 4.7 5.3 
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Max Unit 
- -
-
GHz 
-
V 
.35 V 
.820 V 
-
V 
1 µA 
-
V 
-
V 
-
nA 
-
nA 
5.9 V 
Frequency vs. Current for a Typical PU322PA 1 X PNP 
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• 
Current vs. Saturation Voltage for a lyplcal PU322PA 1X PNP 
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Output Voltage Characteristics for a Typlcal PU322PA 1X PNP 
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APPENDIX B 
Model Parameters of Selected CBIC-U 
Components for ADVICE Simulation 
/ 
I 
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Iba e1po1ar Junction D:anslstor Model 
The ADVICE models for the CBIC-U bipolar transistors follow the well-
known formulation of Gummel-Poon, which models second-order effects such as 
non ideal base_ currents, gain fall-off at high current and basewidth modulation. The 
parameters that were included for these models are defined below. However, the 
actual values are the proprietary information of AT&T and cannot be released. For 
reference the equivalent SPICE model parameters have been provided. 
Parameter Definition llai1 
RBX Extrinsic base resistance ohm 
RBI Zero-bias intrinsic base resistance ohm 
R: Extrinsic collector resistance ohm 
FE Extrinsic emitter resistance ohm 
ccs Collector-substrate capacitance farad 
CBS Base-substrate capacitance farad 
IS Transport saturation current amp 
11 Ideal 8-E saturation current amp 
12 Nonideal 8-E saturation current amp 
NE 8-E emission coefficient -
IK Forward knee current amp 
• 
VBO Zero-bias reverse Early voltage volt 
TFO Zero-bias forward transit time sec 
CJE Zero-bias 8-E junction capacitance farad 
PE 8-E junction potential volt 
ME 8-E grading coefficient -
BE 8-E maximum cap. coefficient -
13 Ideal 8-C saturation current amp 
14 Nonideal B-C saturation current amp 
NC 8-C emission coefficient -
IKR Reverse knee current amp 
VAO Zero-bias forward bias Early voltage volt 
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The Bipolar Junction Transistor Model - cont'd. 
Parameter 
TAO 
CJC 
MC 
PC 
BC 
TD 
EA 
DEA 
TO 
DTMP 
BVBC 
ALC1 
ALC2 
ALTC 
BVBE 
ALE1 
ALE2 
ALlE 
CJS 
PS 
MS 
BS 
ISS 
ISC 
IKS 
Definition 
Zero-bias reverse transit time 
Zero-bias 8-C capacitance 
B-C grading coefficient 
B-C junction potential 
B-C maximum cap. coefficient 
Small-signal excess-phase delay 
Activation energy for IS 
Delta EA for current gain 
I Referance temperature 
Device offset temperature 
8-C breakdown voltage 
First B-C breakdown coefficient 
Second B-C breakdown coefficient 
8-C breakdown temp. exponent 
8-E breakdown voltage 
First 8-E breakdown coefficient 
Second 8-E breakdown coefficient 
B-E breakdown temp. exponent 
Zero-bias C-substrate capacitance 
Substrate junction built-in potential 
Substrate junction grading coeff. 
Substrate junction max. cap. coeff. 
Saturation current of substrate trans. 
C-substrate saturation current 
Substrate knee current 
KFN Flicker noise coefficient 
AFN 
BFN 
Flicker noise current exponent 
Flicker noise frequency exponent 
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Unit 
sec 
farad 
-
volt 
-
sec 
eV 
eV 
oc 
oc 
volt 
volt-1 
volt-1 
-
volt 
volt-1 
volt-1 
farad 
volt 
amp 
amp 
amp 
-
\" \ 
\ 
' 
'\ 
\ 
SPIC• Parameters for tha low-gain npn transistor models: 
* NPNlX - NU320PA TRANSISTOR 
.MODEL NU320PA NPN RB=53.6 IRB=O RBM=25.3 RC=54.3 RE=l.4 
+IS=52.SE-18 EG=l.206 XTI=2 XTB=2.363 BF=lOO 
+IKF=12E-3 NF=l VAF==84ISE=ll.93E-16 NE=l.7 
+BR=4 IKR==1E6 NR=l VAR=3 ISC=l.922E-20 NC=l.7 
+TF=28P TR=S.25N CJE=l.81E-13 VJE=l.105 MJE=0.495 
+CJC=2.04E-13 VJC=0.615 MJC=0.335 XCJC=0.138 
+CJS~4.27E-13 VJS=0.500 MJS=0.318 FC=O.S ITF=45E-3 VTF=lO XTF=30 
* NPN2X - NU340PA TRANSISTOR 
.MODEL NU340PA NPN RB=26.8 IRB=O RBM=12.65 RC=27.15 RE=0.7 
+IS=l.OSE-16 EG=l.206 XTI=2 XTB=2.363 BF=lOO 
+IKF=24E-3 NF=l VAF=84 ISE=2.386E-15 NE==l.7 
+BR=4 IKR==1E6 NR=l VAR==3 ISC=3.844E-20 NC=l.7 
+TF=22P TR=6.25N CJE=3.62E-13 VJE==l.105 MJE=0.495 
+CJC==3.323E-13 VJC=0.615 MJC=0.335 XCJC=0.17 
+CJS=5.233E-13 VJS=0.500 MJS=0.318 FC=0.5 ITF=40E-3 VTF=lO XTF=30 
SPICE Param.atars for tha nominal-gain npn transistor 
models: 
* NU320PA - NPNlX TRANSISTOR 
.MODEL NU320PA NPN RB=89.8 IRB=O RBM=l9.9 RC=46.05 RE=l.4 
+IS=lSSE-18 EG=l.206 XTI=2 XTB=2.363 BF=220 
+IKF=6.03E-3 NF=l VAF=66 ISE•ll.93E-16 NE-1.7 
+BR=4 IKR=1E6 NR=l VAR=3 ISC=l.922E-20 NC=l.7 
+TF=25P TR=3.75N CJE==l.2E-13 VJE=l.105 MJE=0.55 
+CJC==l.73E-13 VJC=0.615 MJC=0.335 XCJC=0.138 
+CJS=3.817E-13 VJS=0.500 MJS=0.318 FC=0.5 ITF=55E-3 VTF=lO XTF=lS 
* NU340PA - NPN2X TRANSISTOR 
.MODEL NU340PA NPN RB=44.9 IRB=O RBM=9.95 RC=23.02 RE=0.7 
+IS=3.16E-16 EG=l.206 XTI=2 XTB=2.363 BF=220 
+IKF=12E-3 NF=l VAF==66 ISE=2.386E-15 NE=l.7 
+BR=4 IKR=1E6 NR=l VAR=3 ISC=3.844E-20 NC=l.7 
+TF=22P TR=4.25N CJE=2.4E-13 VJE==l.105 MJE=0.495 
+CJC=2.815E-13 VJC==0.615 MJC=0.335 XCJC=0.17 
+CJS==4.678E-13 VJS=0.500 MJS=0.318 FC=0.5 ITF=SOE-3 VTF=lO XTF=lS 
89 
q 
! 
\ 
SPIC& Paramatara for th• high-gain npn transistor models: 
* NPNlX - NU320PA TRANSISTOR 
.MODEL NU320PA NPN RB=143.2 IRB=O RBM=12.2 RC=37.8 RE=l.4 
+IS=293E-18 EG=l.206 XTI=2 XTB=2.363 BF=380 
+IKF~8E-3 NF~l VAF=30 ISE=l.193E-15 NE=l.8 
+BR=4 IKR=1E6 NR=l VAR=3 ISC=l.922E-20 NC=l.7 
+TF=20P TR=l.75N CJE=0.89E-13 VJE=l.105 MJE=0.55 
+CJC=l.42E-13 VJC=0.615 MJC=0.335 XCJC=0.138 
+CJS=3.45E-13 VJS=0.500 MJS=0.318 FC=0.5 ITF=SSE-3 VTF=lO XTF=lO 
* NPN2X - NU340PA TRANSISTOR 
.MODEL NU340PA NPN RB=71.6 IRB=O RBM=6.1 RC=18.9 RE=0.7 
+IS=S.86E-16 EG=l.206 XTI=2 XTB=2.363 BF=380 
+IKF=16E-3 NF=l VAF=30 ISE=2.386E-15 NE=l.8 
+BR=4 IKR=1E6 NR=l VAR=3 ISC=3.844E-20 NC=l.7 
+TF=19P TR=2N CJE=l.78E-13 VJE=l.105 MJE=0.495 
+CJC=2.316E-13 VJC=0.615 MJC=0.335 XCJC=0.17 
+CJS=4.227E-13 VJS=0.500 MJS=0.318 FC=0.5 ITF=SSE-3 VTF=lO XTF=lO 
SPICE Parameters for tha low-gain pnp transistor models: 
* PNPlX - PU322PA TRANSISTOR - 2 COLLECTORS 
.MODEL PU322PA PNP RB=52.61 IRB=O RBM=33.81 RC=34.48 RE=0.6 
+IS=5.32E-17 EG=l.206 XTI=l.5 XTB=2.053 BF=64 
+IKF=lSE-3 NF=l VAF~so ISE=13E-15 NE=l.557 
+BR=4 IKR=1E6 NR=l VAR=l.4 ISC=2.49E-18 NC=l.634 
+TF=65P TR=10.75N CJE=l.63E-13 VJE=0.8939 MJE=0.493 
+CJC=3.81E-13 VJC=0.530 MJC=0.190 XCJC=0.138 
+CJS=9.54E-13 VJS=0.600 MJS=0.348 FC=0.8 ITF=lSOE-3 VTF=lO XTF=S 
* PNP2X - PU342PA TRANSISTOR - 2 COLLECTORS 
.MODEL PU342PA PNP RB=26.31 IRB•O RBM•l6.91 RC=17.24 RE=0.3 
+IS=l.064E-16 EG=l.206 XTI=l.5 XTB=2.053 BF=64 
+IKF=30E-3 NF=l VAF=SO ISE=26E-15 NE=l.557 
+BR=4 IKR=lE6 NR=l VAR=l.4 I5C=4.98E-18 NC=l.634 
+TF=68P TR=12.25N CJE=3.26E-13 VJE=0.8939 MJE=0.493 
+CJC=6.199E-13 VJC-0.530 MJC=0.190 XCJC=0.1689 
+CJS-l.168E-12 VJS-0.600 MJS•0.348 FC•0.8 ITF=lSOE-3 VTF=lO XTF=S 
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SPIC• Paramet•rs for the nominal-gain pnp transistor 
models: 
* PU322PA - PNPlX TRANSISTOR - 2 COLLECTORS 
.MODEL PU322PA PNP RB=71.4 IRB=O RBM=25.66 RC=28.35 RE=0.6 
+IS=12.1E-17 EG=l.206 XTI=l.5 XTB=2.053 BF=llS 
+IKF=lSE-3 NF=l VAF=30.0 ISE=6.1E-15 NE=l.557 
+BR=4 IKR=1E6 NR=l VAR=l.4 ISC=2.49E-18 NC=l.634 
+TF=36P TR=4.25N CjE=l.2E-13 VJE=0.8939 MJE=0.493 
+CJC=3.3E-13 VJC=0.530 MJC=0.190 XCJC=0.138 
+CJS=9.09E-13 VJS=0.600 MJS=0.348 FC=0.8 ITF=lSOE-3 VTF=lO XTF=4 
* PU342PA - PNP2X TRANSISTOR - 2 COLLECTORS 
.MODEL PU342PA PNP RB=35.68 IRB=O RBM=12.83 RC=14.18 RE=0.3 
+I5=2.42E-16 EG=l.206 XTI=l.5 XTB=2.053 BF=llS 
+IKF=30E-3 NF=l VAF=30 ISE=12.1E-15 NE=l.557 
+BR-4 IKR=lE6 NR•l VAR•l.4 ISC=4.98E-18 NC=l.634 
+TF=36P TR=S.25N CJE=2.40E-13 VJE=0.8939 MJE=0.493 
+CJC=S.374E-13 VJC=0.530 MJC=0.190 XCJC=0.1689 
+CJS•l.113E-12 VJS~0.600 MJS=0.348 FC=0.8 ITF=lSOE-3 VTF=lO XTF=S 
SPICB Parameters for the high-gain pnp transistor models: 
* PNPlX - PU322PA TRANSISTOR - 2 COLLECTORS 
.MODEL PU322PA PNP RB=98.8 IRB=O RBM•16.8 RC=22.17 RE=0.6 
+IS=21.8E-17 EG=l.206 XTI=l.5 XTB=2.053 BF=190 
+IKF=20E-3 NF=l VAFm21 ISE=S.7E-15 NE=l.6 
+BR=4 IKR=1E6 NR=l VAR=l.4 ISC=2.49E-18 NC=l.634 
+TF=33P TR=l.25N CJE=89E-15 VJE=0.8939 MJE=0.493 
+CJC=2.79E-13 VJC=0.530 MJC=0.190 XCJC=0.138 
+CJS=8.63E-13 VJS=0.600 MJS=0.348 FC=0.8 ITF=130E-3 VTF=lO XTF=3 
* PNP2X - PU342PA TRANSISTOR - 2 COLLECTORS 
.MODEL PU342PA PNP RB=49.4 IRB=O RBM=8.4 RC=ll.09 RE=0.3 
+IS=4.36E-16 EG=l.206 XTI=l.5 XTB=2.053 BF=190 ...... 
+IKF=40E-3 NF=l VAF=21 ISE=ll.4E-15 NE=l.6 
+BR=4 IKR=1E6 NR=l VAR=l.4 ISC=4.98E-18 NC=l.634 
+TF~32P TR-1.25N CJE=l.78E-13 VJE=0.8939 MJE=0.493 
+CJC=4.539E-13 VJC=0.530 MJC=0.190 XCJC=0.1689 
+CJS=l.057E-12 VJS=0.600 MJS=0.348 FC=0.8 ITF=lSOE-3 VTF=lO XTF=4 
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I 
Jbe Diffused Resistor Model 
The CBIC-U resistors are modeled as shown below to account for parasitic 
junctions. 
1. Sc hamatlc Representation 
P+CONTACT 
P ISOLATION PRESISTOR 
B A 
2. Dlff usad Resistor Structure 
• 
N EPI 
3. Model to Approximate Distributed Junction 
The formulation for resistor elements includes a quadratic dependence of 
resistance value upon temperature. The pn junction diode model contains series 
resistance and junction capacitance. The parameters that were included for the 
resistors and pn junction diodes that comprise the ADVICE model are defined and 
92 
tabulated below. However, the actual values are the proprietary information of AT&T 
and cannot be released. For reference the equivalent SPICE model parameters 
have been provided. 
The Resistor Model 
I 
Parameter Definition 
TC1 First-order temperature coeff. 
TC2 Second-order temperature coeff. 
The PN Junction Diode Model 
Parameter 
RS 
11 
CJ01 
Definition 
Series resistance 
Ideal saturation current 
First zero-bias junction cap. 
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llilil 
ppm/°C 
ppm/°C 
Unit 
ohm 
amp 
farad 
, 
SPICB Parameters for the low-sheet resistor models: 
* RUSO - 50 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=SO, W=lO} 
.MODEL RLO RES (R=0.80 TC1=1.382E-3 TC2=1.138E-6) 
.MODEL DR D (RS~S IS=3.0E-16 CJ0=0.1597E-12 VJ=0.675 M=0.326) 
.SUBCKT RUSO (1, 2, 3) 
DRl ( 1, 3) DR ( 0 . 15 8 2 4) 
D R2 ( 4 , 3 ) DR ( 0 . 0 7 313 8 ) 
DR3 ( 2, 3) DR ( 0. 15 8 2 4) 
Rl (1,4) RLO 25 
R2 (4,2) RLO 25 
.ENDS 
* RUlK - 1080 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=lK, W=lO} 
.MODEL RH! RES (R=0.80 TC1=1.769E-3 TC2=5.638E-6) 
.MODEL DR D (RS=S IS=3.0E-16 CJ0=0.1597E-12 VJ=0.675 M=0.326) 
.SUBCKT RUlK (1, 2, 3) 
DRl (1,3) DR (0.15824) 
DR2 ( 4, 3) DR ( 0. 0 7 313 8) 
DR3 (2,3) DR (0.15825) 
Rl (1,4) RH! 500 
R2 ( 4 , 2 ) RH I 5 0 0 
.ENDS 
SPICE Parameters for tha nominal-sheet resistor models: 
* RUSO - 50 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=SO, W=lO} 
.MODEL RLO RES (R=l.00 TC1=1.382E-3 TC2=1.138E-6) 
.MODEL DR D (RS=S IS=3.0E-16 CJ0=0.1785E-12 VJ=0.675 M=0.326) 
.SUBCKT RUSO (1, 2, 3) 
DRl (1,3) DR (0.17287) 
DR2 (4,3) DR (0.079787) 
DR3 (2,3) DR (0.17287) 
Rl (1,4) RLO 25 
R2 (4,2) RLO 25 
.ENDS 
* RUlK - 1080 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=lK, W=lO} 
.MODEL RH! RES (R=l.00 TC1=1.769E-3 TC2=5.638E-6) 
.MODEL DR D (RS=S IS=3.0E-16 CJ0=0.1785E-12 VJ=0.675 M=0.326) 
.SUBCKT RUlK (1, 2, 3) 
DRl (1,3) DR (0.17287) 
D R2 ( 4 , 3 ) DR ( 0 . 0 7 9 7 8 7 ) 
DR3 (2,3) DR (0.17287) 
Rl (1,4) RH! 500 
R2 (4,2) RHI 500 
.ENDS 
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SPICB Parameter• for the high-sheet resistor models: 
* RUSO - 50 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=SO, W=lO} 
.MODEL RLO RES (R=l.20 TC1=1.382E-3 TC2=1.138E-6) 
.MODEL DR D (RS=5 IS=3.0E-16 CJ0=0.2060E-12 VJ=0.675 M=0.326) 
.SUBCKT RUSO (1, 2, 3) 
DRl ( 1, 3) DR ( 0. 18 7 5 0) 
D R2 ( 4 , 3 ) DR ( 0 . 0 8 6 4 3 6 ) 
DR3 (2, 3) DR (0 .18750) 
Rl (1,4) RLO 25 
R2 (4,2) RLO 25 
.ENDS 
* RUlK - 1080 OHM PER SQUARE RESISTOR SUBCIRCUIT {R=lK, W=lO} 
.MODEL RH! RES (R=l.20 TCl=l.769E-3 TC2=5.638E-6) 
.MODEL DR D (RS=S IS=3.0E-16 CJ0=0.2060E-12 VJ=0.675 M=0.326) 
.SUBCKT RUlK (1, 2, 3) 
DRl ( 1, 3) DR ( 0. 18 7 5 0) 
D R2 ( 4 , 3 ) DR ( 0 • 0 8 6 4 3 6 ) 
DR3 ( 2, 3) DR ( 0. 18 7 5 0) 
Rl (1,4) RHI 500 
R2 (4,2) RH! 500 
.ENDS 
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APPENDIX C 
Input Netlist for ADVICE Simulation 
of Nominal VCO Circuit 
96 
* uhf vco nominal circuit 
* advice input netlist 
* douglas a. williams 
i ' * \,,·. 
* 
* transistors: 
* ql vsp vsp cS nu320pa 
q2 vsp vsp c6 nu320pa 
q3 vsp cS b6 nu320pa 
q4 vsp c6 bS nu320pa 
qS cS bS e5 nu320pa 
q6 c6 b6 e6 nu320pa 
q7 c7 vref e7 nu320pa 
q8 c7 vref e7 nu320pa 
q9 eS vin e9 nu320pa 
qlO e6 vin e9 nu320pa 
qll ell bias O nu320pa 
ql2 eS bias O nu320pa 
ql3 bS bias O nu320pa 
q14 b6 bias O nu320pa 
qlS e6 bias O nu320pa 
q16 b18 bl6 vsp pu320pa 
q17 b16 b16 vsp pu320pa 
q18 b16 bl8 e18 nu320pa 
q20 c20 b20 0 nu320pa 
q21 c21 bias O nu320pa 
q22 vsp c21 bias nu320pa 
* 
* resistors: 
* 
rl vsp cS rmodl 2k 
r2 vsp c6 rmodl 2k 
r3 vsp c7 rmodl 200 
r4 e7 ell rmodl 150 
r5 e9 ell rmodl 150 
r6 e18 e21 rmodl 1020 
r7 e20 b20 rmodl 2770 
r8 b20 0 rmodl 10k 
* 
* capacitor: 
* 
ex es e6 le-12 
* 
* power supply: 
* 
vsp vsp O 10 
* 
* jumpstart current source: 
* istart eS e6 table(O O O.lns Se-3 0.2ns Se-3 0.3ns 0) 
* 
* frequency tuning voltage sources: 
* 
97 
vref vref O 5 
vin vin O 4 
* 
* zener diode model: 
* 
vz z c20 vzen 5.60 
rz b18 z 25.5 
.model vzen v (TC1=288.7) 
* 
.end 
.. 
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APPENDIX D 
DC Operating Points of 
Nominal VCO Circuit 
99 
) 
DC operating point analysis completed in 21 iterations 
***** node voltages 
Node Voltage Node Voltage Node Voltage 
(0 ) O.OOOOOe+OO (B16 ) 9.1S332e+OO (B18 ) 7.07633e+OO 
(B20 ) 8.46900e-01 (BS ) 8.316SSe+OO (B6 ) 8.31655e+OO 
(BIAS ) 8.38S76e-01 (Cll ) 3.48418e+OO (C20 ) 1.33660e+OO 
(C2 l ) l.58175e+OO (CS ) 9.16036e+OO (C6 ) 9.16036e+OO 
(C7 ) 9.06304e+OO (E18 ) 6.23990e+OO (ES ) 7.47412e+OO 
(E6 ) 7.47412e+OO (E7 ) 4.1947le+OO (E9 ) 3.48419e+OO 
(VIN ) 4.00000e+OO (VREF ) 5.00000e+OO (VSP ) l.OOOOOe+Ol 
(Z ) 6.93660e+OO 
***** r~sistor operating points 
name current voltage power value 
Rl 4.198e-04 .840 3.525e-04 2.000e+03 
R2 4.198e-04 .840 3.525e-04 2.000e+03 
R3 4.685e-03 .937 4.389e-03 2.000e+02 
R4 4.737e-03 .711 3.366e-03 1.500e+02 
RS 1. 2 91e-07 .000 2.SOOe-12 1.500e+02 
R6 4.567e-03 4.658 2.127e-02 1.020e+03 
R7 1. 7 68e-04 . 4 90 8.657e-05 2.770e+03 
RB 8. 4 69e-05 .847 7.172e-05 1.000e+04 
RZ 5. 4 7 9e-03 .140 7.656e-04 2.SSOe+Ol 
***** capacitor operating points 
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\ 
7 
7 
5 
5 
6 
6 
1:' 
1 
0 
0 
3 
name current voltage power value 
ex O.OOOe+OO .000 O.OOOe+OO 1.000e-12 
***** independent current source operating points 
name current voltage power 
ISTART O.OOOe+OO .000 O.OOOe+OO 
***** independent voltage source operating points 
name 
VSP 
VREF 
VIN 
vz 
current 
-3.529e-02 
-5.209e-05 
-1.032e-09 
S.479e-03 
voltage power 
10.000 -3.529e-Ol 
5.000 -2.604e-04 
4.000 -4.129e-09 
5.600 3.068e-02 
***** BJT operating points 
name ib • lC vbe vbc 
Ql 7.613e-05 4.516e-03 . 84 0 .000 
Q2 7.613e-05 4.516e-03 . 84 0 .000 
Q3 8.439e-05 5.057e-03 .844 -.840 
Q4 8.439e-05 5.057e-03 .844 -.840 
Q5 8.124e-05 4.927e-03 .842 -.844 
Q6 8.124e-05 4.927e-03 .842 -.844 
Q7 2.604e-OS 2.342e-03 .805 -4.063 
Q8 2.604e-05 2.342e-03 .805 -4.063 
Q9 5.161e-10 6.404e-08 .516 -3.474 
QlO 5.161e-10 6.404e-08 .516 -3.474 
Qll 7.206e-05 4.737e-03 .839 -2.646 
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vce 
.840 
.840 
1.683 
1.683 
1.686 
1.686 
4.868 
4.868 
3.990 
3.990 
3.484 
-'~~--~-------------------------............. 
beta power rci-mod 
59.3 3.855e-03 1.15 
59.3 3.855e-03 1.15 
59.9 8.584e-03 1.27 
59.9 8.584e-03 1.27 
60.6 8.377e-03 1. 2 6 
60.6 8.377e-03 1. 2 6 
89.9 l.142e-02 1.11 
89.9 l.142e-02 1.11 
124.1 2.558e-07 1.00 
124.1 2.SSSe-07 1.00 
65.7 1.657e-02 1.25 
Q12 7.0Sle-05 5.00Be-03 . 839 -6.636 7.474 71.0 3.749e-
02 1.27 
2 
Q13 7.022e-05 S.060e-03 . 839 -7.478 8.317 72.1 4.214e-02 
1.27 
5 
Ql4 7.022e-OS 5,060e-OJ . 839 -7.478 8.317 72.1 4.214e-02 1.27 
5 
QlS 7.0Sle-05 s.oo8e-03 .839 -6.636 7.474 71.0 3.749e-02 1.27 
2 
Q16 -l.7lle-04 -5.547e-03 -.847 2.077 -2.924 32.4 1.636e-02 1.52 
8 
Ql7 -1.907e-04 -4.137e-03 -.847 .000 -.847 21.7 3.664e-03 1.10 
1 
Ql8 6.808e-05 4.499e-03 .836 -2.077 2.913 66.1 l.316e-02 1.23 
8 
Q20 9.210e-05 5.302e-03 .847 - . 4 90 1.337 57.6 7.165e-03 1.29 
2 
Q21 7.307e-05 4.564e-03 . 839 -.743 1.582 62. 5 7.280e-03 1.24 
2 
Q22 2.847e-06 4.238e-04 .743 -8.418 9.161 148.8 3.884e-03 1.01 
8 
\ 
\ 
L .. -
' 
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APPENDIX E 
Input Netlist for ADVICE Simulation 
of Component-Extracted VCO Circuit 
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.o 
* uhf vco w/ extracted parasitics 
* advice input netlist 
* douglas a. williams 
* 
* 
* transistors: 
* 
B3 
B4 
BlS 
B16 
B17 
B18 
B116 
B117 
B119 
B120 
B121 
B122 
B123 
B124 
B125 
B126 
B335 
B336 
B337 
B338 
B339 
* 
* resistors: 
* 
XRSO 
XR56 
XR81 
XR82 
XR83 
XR84 
XR89 
XR90 
XR91 
XR92 
XR9·7 
XR9S 
XR147 
XR148 
XR149 
XRlSO 
XR383 
XR384 
XR397 
XR398 
XR399 
XR400 
XR401 
XR402 · 
PU322PA;* standbil/ql? 
PU322PA; * st.andbil/ql 6 
NU320PA;* standb#l/ql8 
(i104,i104,i21,i21) 
(i118,i104,i21,i21) 
(i104,f118,i83,gnd) 
(121,1130,132,gnd) 
(i130,i32,gnd,gnd) 
NU320PA;* standbil/q22 
NU320PA;* standbil/q21 
(i143,i66,gnd,gnd) NU320PA;* standbtl/q20 
(i21,t21,vout2,gnd) NU340PA;* standdil/ql 
(i21,t21,voutl,gnd) NU340PA;* standdil/q2 
(i2,t32,gnd,gnd) NU320PA;* standdil/qlS 
(i38,i32,gnd,gnd) 
(i61,i32,gnd,gnd) 
(il,#32,gnd,gnd) 
(vout2,i61,tl,gnd) 
NU320PA;* standdtl/q14 
NU320PA;* standdil/q13 
NU320PA;* standdil/q12 
NU340PA;* standd#l/qS 
(i21,voutl,i61,gnd) 
(i21,vout2,i38,gnd) 
(voutl,i38,i2,gnd) 
NU320PA;* standdil/q4 
NU320PA;* standdil/q3 
NU340PA;* standdil/q6 
(i2,vin,i210,gnd) NU320PA;* standcil/qlO 
(il,vin,i210,gnd) NU320PA;* standcil/q9 
(i235,vref,t242,gnd) NU320PA;* standcil/q8 
(1235,vref,#242,gnd) NU320PA;* standctl/q7 
(i248,t32,gnd,gnd) NU320PA;* standcil/qll 
( il4 0, i66, t2 l) RUlK { R=2K, W=lO}; * standbil/r? a 
(i66,i60,i21) RUlK {R=2K,W=10};* standbil/r8c 
(ill9,tl08,t21) RUSO {R=lOO,W=lO};* standbtl/r7g 
(i108,il05,l21) RUSO {R=lOO,W=lO};* standbil/r?f 
(4143,#133,#21) 
(4133,#119,121) 
(i140,#134,t21) 
(il34,tl20,t21) 
(#120,#109,#21) 
RUSO 
RUSO 
RUSO 
RUSO 
RUSO 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
standbil/r?i 
standbil/r7h 
standbil/r7b 
standbtl/r7c 
standbil/r7d 
(#109,tlOS,#21) RUSO {R=lOO,W=lO};* standbtl/r7e 
(#60,#45,i21) RUlK {R=4K,W=l0};* standbil/r8b 
(#45, gnd, #21) RUlK {R=4K, W=lO}; * standbil/r8a 
(i21,vout2,421) RUlK {R=2K,W=l0};* standdtl/rlb 
(vout2,421,#21) RUlK {R=2K,W=l0};* standdtl/rla 
(#21,voutl,t21) RUlK {R=2K,W=l0};* standdil/r2b 
(voutl,t21,#21) RUlK {R=2K,W=l0};* standdtl/r2a 
(i284,#273,i21) RUSO {R=lOO,W=lO};* standcil/r3e 
(i273,i21,i21) RUSO {R=lOO,W=lO};* standcil/r3f 
(1284, #272, i21) RUSO { R=lOO, W=lO}; * standcil/r3d 
(i272, #261, 121) 
(#261, 1249, t21) 
(#249, #235, i21) 
(#234, 1210, 121) 
(#210, 1234, #21) 
RUSO 
RUSO 
RUSO 
RUSO 
RUSO 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
{R=lOO,W=lO};* 
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standcil/r3c 
standcil/r3b 
standcil/r3a 
standcil/rSb 
standctl/r5a 
.... ------------------------------~-- ----
* uhf vco w/ extracted parasitics 
~ advice input netlist 
* douglas a. williams 
* 
* 
* transistors: 
* 
* 
B3 
B4 
BlS 
B16 
B17 
B18 
B116 
B117 
B119 
B120 
B121 
B122 
B123 
B124 
B125 
B126 
(il04,tl04,t21,t21) 
(tll8,tl04,t21,t21) 
(il04,t118,#83,gnd) 
(#21,#130,t32,gnd) 
(#130,#32,gnd,gnd) 
(#143,#66,gnd,gnd) 
PU322PA;* standbtl/q17 
PU322PA;* standbil/ql6 
NU320PA;* standbtl/q18 
NU320PA;* standbil/q22 
NU320PA;* standbtl/q21 
NU320PA;* standbtl/q20 
(t21,#21,vout2,gnd) NU340PA;* standdtl/ql 
(t21,t21,voutl,gnd) NU340PA;* standd#l/q2 
(t2,t32,gnd,gnd) NU320PA;* standdtl/qlS 
(i38,t32,gnd,gnd) 
(t61,t32,gnd,gnd) 
(tl,t32,gnd,gnd) 
NU320PA;* standdtl/ql4 
NU320PA;* standdtl/ql3 
NU320PA;* standdtl/ql2 
NU340PA;* standdtl/qS (vout2,t61,tl,gnd) 
(t21,voutl,t61,gnd) 
(t21,vout2,#38,gnd) 
(voutl,#38,t2,gnd) 
NU320PA;* standdtl/q4 
NU320PA;* standdil/q3 
NU340PA;* standdil/q6 
B33S (t2,vin,t210,gnd) NU320PA;* standctl/qlO 
B336 (tl,vin,#210,gnd) NU320PA;* standctl/q9 
B337 (#23S,vref,t242,gnd) NU320PA;* standcil/q8 
B338 (t23S,vref,t242,gnd) NU320PA;* standctl/q7 
B339 (t248,t32,gnd,gnd) NU320PA;* standcil/qll 
* resistors: 
* 
XRSO (il40,t66,t21) RUlK {R=2K,W=l0};* standbil/r7a 
XRS6 (t66,t60,t21) RUlK {R=2K,W=l0};* standbtl/r8c 
XR81 (tll9,tl08,t21) RUSO {R=lOO,W=lO};* standbil/r7g 
XR82 (il08,tlOS,t21) RUSO {R=lOO,W=lO};* standbil/r7f 
XR83 (il43,t133,t21) RUSO {R=lOO,W=lO};* standbil/r7i 
XR84 
XR89 
XR90 
XR91 
XR92 
XR97 
XR98 
XR147 
XR148 
XR149 
, XR150 
XR383 
XR384 
XR397 
XR398 
XR399 
XR400 
XR401 
XR402 
(tl33,tl19,t21) 
(tl40,tl34,i21) 
(4134, 1120, t21) 
(tl20,tl09,t21) 
(tl09,tl05,i21) 
RUSO {R=lOO,W=lO};* standbtl/r7h 
RUSO {R=lOO,W=lO};* standbil/r7b 
RUSO {R=lOO,W=lO};* standb#l/r7c 
RUSO {R=lOO,W=lO};* standbtl/r7d 
RUSO {R=lOO,W=lO};* standbil/r7e 
(f60,#4S,t21) RUlK {R=4K,W=l0};* standbtl/r8b 
(#45,gnd,#21) RUlK {R=4K,W=10};* standbtl/r8a 
(i21,vout2,i21) RUlK {R=2K,W=l0};* standdtl/rlb 
(vout2,#21,t21) 
( t 21, vout 1, t 21) 
(voutl, i21, i21) 
(i284,t273,i21) 
(1273, t21, #21) 
(i284,t272,i21) 
(#272, 1261, 121) 
(#261, t249, #21) 
(1249, #235, 121) 
(1234, 1210, 121) 
(i210,i234,i21) 
RUlK {R=2K,W=10};* standdil/rla 
RUlK {R=2K,W=l0};* standdil/r2b 
RUlK {R=2K,W=l0};* standdil/r2a 
RUSO {R=lOO,W=lO};* standcil/r3e 
RUSO {R=lOO,W=lO};* standcil/r3f 
RUSO {R=lOO,W=lO};* standcil/r3d 
RUSO {R=lOO,W=lO};* standcil/r3c 
RUSO {R=lOO,W=lO};* standcil/r3b 
RUSO {R=lOO~lO};* standcil/r3a 
RUSO {R=lOO,W=lO};* standcil/rSb 
RUSO {R=lOO,W=lO};* standcil/rSa 
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XR403 (i265, t242, t21) RUSO {R=lOO,W=lO};* standcil/r4b 
XR404 (i242, i265, i21) RUSO {R=lOO,W=lO};* standcil/r4a 
XR418 (i248, i265, i21) RUSO {R=lOO,W=lO};* standcil/r4c 
XR420 (i248, i234, i21) RUSO {R=lOO,W=lO};* standcil/rSc 
* 
* capacitor: 
* 
XC130 {i2,tl,gnd) C3T {C=lPF};* standdil/caplpSOi2 
* 
* power supplies: 
* 
vsp #21 O 10 
vgnd gnd O 0 
* 
* jumpstart current source: 
* 
istart il i2 table(O O O.lns Se-3 0.2ns Se-3 0.3ns 0) 
* 
* frequency tuning voltage sources: 
* 
vref vref O 5 
vin vin O 4 
* 
* external resistor: 
* 
r6ext i83 i130 1020 
* 
* zener diode model 
* 
vz iz i143 vzen 5.60 
rz #118 #z 25.5 
.model vzen v (TC1=288.7) 
* 
* extracted parasitics: 
* 
COl 
CO2 
C03 
COB 
C09 
CD13 
CD17 
CD19 
CD2S 
CD38 
C039 
CD40 
CDS3 
CD71 
C072 
CD7S 
C076 
CD84 
COBS 
CD86 
il 
#2 
gnd 
vout2 
voutl 
#21 
i32 
i38 
i4S 
i60 
161 
166 
183 
1104 
il05 
1108 
1109 
ill8 
ill9 
1120 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
gnd 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
botsub 
(l.673E-13, 3.046E+03, 2.000E+02) 
(7.903E-14, l.3.50E+03, 1.8SSE+02) 
(1.621E-12, 3.060E+04, 8.27SE+02) 
(3.223E-13, 5.959E+03, 2.920E+02) 
(3.278E-13, 6.006E+03, 3.53SE+02) 
(1.016E-12, 1.831E+04, l.408E+03) 
(3.37SE-13, 5.974E+03, S.790E+02) 
(7.624E-14, l.3S9E+03, l.21SE+02) 
(3.304E-15, 6.400E+Ol, O.OOOE+OO) 
(l.564E-14, 3.030E+02, O.OOOE+OO) 
(l.123E-13, 2.097E+03, 8.000E+Ol) 
(7.070E-14, l.317E+03, S.400E+Ol) 
(l.lOSE-13, l.988E+03, l.575E+02) 
(l.OSSE-13, l.869E+03, 2.400E+02) 
{l.229E-14, 2.380E+02, O.OOOE+OO) 
{3.304E-15, 6.400E+Ol, O.OOOE+OO) 
(3.304E-15, 6.400E+Ol, O.OOOE+OO) 
( 1. 604E-13, 2. 865E+?_3~/-2-;-4~0E+02) 
( 1 . 7 4 S E-14 , 3 . 3 8,0E"+ 0 z·, 0 . 0 6 0 E + 0 0 ) 
/ 
,,.:!_. {1.745E-14, 3\380E+02, O.OOOE+OO) 
I 
; 105 
CD94 il30 gnd botsub (6.334E-14, l.088E+03, 1. 430E+02) 
CD97 il33 gnd botsub (3.304E-15, 6.400E+Ol, O.OOOE+OO) 
CD98 1134 gnd botsub (3.304E-15, 6.400E+Ol, O.OOOE+OO) 
CD104 il40 gnd botsub (l.974E-14, 3.630E+02, 2. OOOE+Ol) 
CD107 1143 gnd botsub (1.338E-13, 2.341E+03, 2.580E+02) 
CD151 ' gnd botsub (1.036E-13, 1.773E+03, 2.400E+02) vin 
CD152 1210 gnd botsub (l.106E-13, 2.103E+03, 4. OOOE+Ol) 
CD173 1234 gnd botsub (3.220E-14, 5.945E+02, 3. OOOE+Ol) 
CD174 1235 gnd botsub (6.682E-14, l.197E+03, 1. OOOE+02) 
CD175 1242 gnd botsub (9.442E-14, l.829E+03, 0. OOOE+OO) 
CD176 vref gnd botsub (9.025E-14, 1.684E+03, 6.600E+Ol) 
'" :0101 i248 gnd botsub (l.234E-13, 2.313E+03, 8. OOOE+Ol) 
CD182 i249 gnd botsub (3.304E-15, 6.400E+Ol, O.OOOE+OO) 
CD194 1261 gnd botsub (l.745E-14, 3.380E+02, O.OOOE+OO) 
CD195 #265 gnd botsub (3.220E-14, 5.945E+02, 3. OOOE+Ol) 
CD202 #272 gnd botsub (3.304E-15, 6.400E+Ol, O.OOOE+OO) 
CD203 #273 gnd botsub (3.304E-15, 6.400E+Ol, O.OOOE+OO) 
CD214 #284 gnd botsub (l.329E-14, 2.380E+02, 2. OOOE+Ol} 
CF303 #1 gnd topsub (3.424E-13, 1.246E+04, 4.850E+02} 
CF304 #2 gnd topsub (3.857E-13, l.420E+04, 4.425E+02) 
CF305 gnd gnd topsub (9.152E-12, 3.451E+05, 5. 655E+03) 
CF310 vout2 gnd topsub (4.046E-13, 1.524E+04, 2.630E+02} 
CF311 voutl gnd topsub (4.134E-13, 1.541E+04, 3.635E+02) 
CF315 121 gnd topsub (5.770E-12, 2.179E+05, 3.384E+03) 
CF319 132 gnd topsub (7.884E-13, 2.716E+04, 2.031E+03) 
CF321 #38 gnd topsub (l.955E-13, 6.752E+03, 4. 925E+02) 
CF322 #61 gnd topsub (7.276E-14, 2. 552E+03, 1.600E+J2) 
CF323 #66 gnd topsub (l.517E-13, S.350E+03, 3.160E+02) 
CF326 #83 gnd topsub (4.348E-13, 1. 668E+04, 1.000E+02) 
CF328 #130 gnd topsub (4.266E-13, 1. 633E+04, 1.200E+02) 
CF336 ' gnd topsub (5.153E-13, l.918E+04, 4.720E+02) Vl.n 
CF340 vref gnd topsub (4.545E-13, l.758E+04, 2. OOOE+Ol) 
CF341 #248 gnd topsub (1.769E-14, 5.520E+02, 8. OOOE+Ol) 
CH353 il i2 topbot (6.965E-15, 9.600E+Ol, 4.000E+Ol) 
CH354 #1 gnd topbot (7.989E-15, l.548E+02, O.OOOE+OO) 
CH355 vout2 il topbot (7.744E-15, 1.SOOE+02, 0. OOOE+OO) 
CH356 voutl il topbot (2.581E-15, 5.000E+Ol, O.OOOE+OO) 
CH357 i2 vout2 topbot (2.581E-15, 5.000E+Ol, 0. OOOE+OO) 
CH358 vout2 gnd topbot (7.757E-15, l.502E+02, 0. OOOE+OO) 
CH359 i2 voutl topbot (2.581E-15, 5.000E+Ol, O.OOOE+OO) 
CH360 gnd voutl topbot (2.581E-15, 5. OOOE+Ol, O.OOOE+OO) 
CH362 #2 t21 topbot (5.162E-15, 1.000E+02, O.OOOE+OO) 
CH363 gnd t21 topbot (6.742E-14, l.306E+03, O.OOOE+OO) 
G:.H364 voutl vout2 topbot (2.581E-15, 5. OOOE+Ol, O.OOOE+OO) 
CH365 #32 il topbot (2.581E-15, 5.000E+Ol, O.OOOE+OO) 
CH366 #21 vout2 topbot (1.291E-14, 2.SOOE+02, O.OOOE+OO) 
., 
CH367 #32 gnd topbot (4.459E-14, 8. 638E+02, O.OOOE+OO) 
CH368 voutl i21 topbot (2.065E-14, 4.000E+02, O.OOOE+OO) 
CH369 #32 vout2 topbot (2.581E-15, 5.000E+Ol, O.OOOE+OO) :... 
CH370 132 voutl topbot (2.SBlE-15, 5.000E+Ol, O.OOOE+OO) 
CH372 i38 vout2 topbot (2.581E-15, 5. OOOE+Ol, O.OOOE+OO) 
CH373 t21 i32 topbot (5.162E-15, l.OOOE+02, O.OOOE+OO) 
CH374 i38 voutl topbot (7.098E-15, 1.375E+02, O.OOOE+OO) 
CH375 #38 i21 topbot (l.936E-14, 3. 750E+02, O.OOOE+OO) 
CH376 #66 gnd topbot (5.162E-15, l~OOOE+02, O.OOOE+OO) 
106 
CH378 t61 vout2 
CH379 voutl i61 
CH380 161 i21 
CH382 t21 i83 
CH384 i32 i83 
CH386 i21 ill8 
CH387 gnd #143 
CH388 i32 illB 
CH390 i32 i13Q', 
CH393 i66 #140 
CH394 i248 gnd 
CH395 #32 #234 
CH396 i130 i143 
CH397 i32 i248 
CH398 i32 
,'\ 
I i265 
CH400 I i210 vin 
CH401 i235 vref 
CH402 I #284 vin 
* 
.end 
/ 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
topbot 
• I 
(2.581E-15, 
(5.162E-15, 
(2.SBlE-15, 
(2.065E-14, 
(6.808E-15, 
(5.162E-15, 
(2.581E-15, 
(4.937E-15, 
(4.937E-15, 
(9.034E-15, 
(2.SBlE-15, 
(l.613E-14, 
(6.453E-15, 
(2.581E-15, 
(l.613E-14, 
(9.873E-15, 
(2.581E-15, 
(2.581E-15, 
'-
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5.000E+Ol, O.OOOE+OO) 
l.OOOE+02, O.OOOE+OO) 
5.000E+Ol, O.OOOE+OO) 
4.000E+02, O.OOOE+OO) 
1.319E+02, O.OOOE+OO) 
1.000E+02, O.OOOE+OO) 
S.OOOE+Ol, 0. OOOE+OO) 
9.562E+Ol, 0. OOOE+OO) 
9.562E+Ol, O.OOOE+OO) 
1.750E+02, 0. OOOE+OO) 
S.OOOE+Ol, O.OOOE+OO) 
3.125E+02, 0. OOOE+OO) 
1.250E+02, 0. OOOE+OO) 
S.OOOE+Ol, 0. OOOE+OO) 
3.125E+02, O.OOOE+OO) 
1.912E+02, O.OOOE+OO) 
5.000E+Ol, O.OOOE+OO) 
S.OOOE+Ol, 0 . 0 0 0 E + 0 0 ) ---
\ 
• 
APPENDIX F 
DC Operating Points of Component-
Extracted VCO Circuit 
108 
'~ r'J . I 
l 
***** 
Node 
(0 
(i108 
(i119 
(tl33 
(1143 
(t210 
(1242 
( i2 61 
(i273 
(138 
(#:61 
(iZ 
(VIN 
(VREF 
(XR149 
.D 
node voltages 
Voltage Node 
) O.OOOOOe+OO (il04 
) l.22893e+OO (il09 
) l.24456e+OO (il20 
) l.26019e+OO (il34 
) l.27582e+OO (i2 
) 3.4948Se+OO (i234 
) 4.19364e+OO (i248 
) 8.15829e+OO (t265 
) 9.53957e+OO (i284 
) 8.3527le+OO (i45 
) 8.3527le+OO (#66 
) 6.87582e+OO (il 
) 4.00000e+OO (VOUTl 
) S.OOOOOe+OO (XR147 
.D 
) 9.59777e+OO (XRlSO 
.D 
Voltage Node 
) 9.16196e+OO (#105 
) l.19767e+OO (i118 
) 1.18204e+OO (i130 
) l.1664le+OO (il40 
) 7.54278e+OO (i21 
) 3.49484e+OO (i235 
) 3.49484e+OO (i249 
) 3.96070e+OO (i272 
) 9.07915e+OO (i32 
) 3.35272e-Ol (#60 
) 8.38180e-01 (i83 
) 7.54278e+OO (GND 
) 9.19554e+OO (VOUT2 
) 9.59777e+OO (XR148 
.D 
) 9.59777e+OO (XR383 
.D 
109 
Voltage 
) l.21330e+OO 
) 6.9943le+OO 
) 1.58014e+OO 
) l.15078e+OO 
) 1.00000e+Ol 
) 7.23744e+OO 
) 7.69786e+OO 
) 8.61872e+OO 
) 8.37702e-01 
) 6.70544e-Ol 
) 6.15882e+OO 
) O.OOOOOe+OO 
) 9.19554e+OO 
) 9.59777e+OO 
) 9. 30936e+OO 
(XR384 
.D 
(XR399 
.D 
(XR402 
.D 
(XR418 
.D 
(XR56 
.D 
(XR83 
.D 
(XR90 
.D 
(XR97 
) 9.76979e+OO (XR397 
.D 
) 7.92808e+OO (XR400 
.D 
/- . 
) 3. 4 94 ale+oo}R403 
, D 
,- ' . 
) 3. 72777e+oo·/(x~420 
.D 
) 7.54362e-Ol (XR81 
.D 
) l.2680le+OO (XR84 
.D 
) 1.17423e+OO (XR91 
.D 
) 5.02908e-01 (XR98 
.D .D 
) 8.84893e+OO (XR398 
.D 
) 7. 4 67 65e+OO (XR401 
.D 
) 4.07717e+OO (XR4 04 
.D 
) 3.49484e+OO (XRSO 
.D 
) 1.23675e+OO (XR82 
.D 
) 1.25238e+OO (XR89 
.D 
) 1.18986e+OO (XR92 
.D 
) 1 . 6 7 6 3 6e - 0 1 
***** resistor operating points 
name current voltage power value 
R6EXT 4.489e-03 4.579 2.0SSe-02 l.020e+03 
RZ 4.646e-03 .118 5.SOSe-04 2.SSOe+Ol 
XRSO l.563e-04 .156 2.443e-05 l.000e+03 
.Rl 
XRSO· 1.563e-04 .156 2.443e-05 l.000e+03 
.R2 
XRS6 8.382e-05 .084 7.025e-06 l.000e+03 
.Rl 
XR56 8.382e-05 .084 7.025e-06 1.000e+03 
.R2 
XRBl 1.563e-04 .008 l.221e-06 5.000e+Ol 
.Rl 
XR81 l.563e-04 .008 1.22le-06 5.000e+Ol 
.R2 
XR82 1.563e-04 .008 1.22le-06 5.000e+Ol 
.Rl 
XR82 l.563e-04 .008 1.22le-06 S.OOOe+Ol 
110 
) 8.38850e+OO 
) 3.49485e+OO 
) 4.07717e+OO 
) 9.94481e-Ol 
) l.22112e+OO 
) l.15860e+OO 
) 1.20549e+OO 
.R2 
XR83 1.563e-04 .008 l.22le-06 s.oooe+Ol 
.Rl '> 
XR83 l.563e-04 .008 l.22le-06 S.OOOe+Ol 
.R2 
XR84 1.563e-04 .008 l.221e-06 S.OOOe+Ol 
.Rl 
XR84 1.563e-04 .008 1.22le-06 5.000e+Ol 
. R2 
XR89 -1.563e-04 -.008 l.22le-06 5.000e+Ol 
.Rl 
XR89 -l.563e-04 -.008 l.22le-06 5.000e+Ol 
.R2 
XR90 -l.563e-04 -.008 l.221e-06 5.000e+Ol 
.Rl 
XR90 -1.563e-04 ,I( -.008 1.221e-06 5.000e+Ol 
. R2 
XR91 -1.563e-04 -.008 l.221e-06 5.000e+Ol 
.Rl 
XR91 -l.563e-04 -.008 l.22le-06 
.R2 
XR92 -l.563e-04 -.008 1.22le-06 
.Rl 
XR92 -1.563e-04 -.008 l.221e-06 5.000e+Ol 
.R2 
XR97 8.382e-05 ~ 168 l.405e-05 2.000e+03 
.Rl 
XR97 8.382e-OS .168 l.405e-05 2.000e+03 
. R2 
XR98 8.382e-05 .168 l.405e-05 2.000e+03 
.Rl 
XR98 8.382e-05 .168 l.405e-05 2.000e+03 
.R2 
XR147 4.022e-04 .402 l.618e-04 l.000e+03 
.Rl 
XR147 4.022e-04 . 4 02 l.618e-04 l.000e+03 
. R2 
XR148 -4.022e-04 - . 4 02 1.618e-04 l.000e+03 
.Rl 
,I 
-4. 022e-o~ XR148 -.402 1.618e-04 l.000e+03 
.R2 
XR149 4.022e-04 .402 l.618e-04 1.000e+03 
.Rl 
XR149 4.022e-04 .402 l .. 618e-04 1.000e+03 
.R2 
XRlSO -4.022e-04 -.402 1.618e-04 1.000e+03 
. Rl 
XR150 -4.022e-04 -.402 l.618e-04 1.000e+03 
. R2 
XR383 -4.604e-03 -.230 1.060e-03 5.000e+Ol 
.Rl 
XR383 -4.604e-03 -.230 l.060e-03 S.OOOe+Ol 
.R2 
XR384 -4.604e-03 -.230 1.060e-03 S.OOOe+Ol 
.Rl 
1 1 1 
' \ 
XR384 -4.604e-03 -.230 1.060e-03 5.000e+Ol 
.R2 
XR397 4.604e-03 .230 1.060e-03 S.OOOe+Ol 
.Rl 
XR397 4.604e-03 .230 1.060e-03 5.000e+Ol 
.R2 
)~ 
XR398 4.604e-03 .230 1.060e-03 5.000e+Ol 
.Rl 
XR398 4.604e-03 . 230 l.060e-03 5.000e+Ol 
.R2 
XR399 4.604e-03 .230 1.060e-03 S.OOOe+Ol 
.Rl 
XR399 4.604e-03 . 230 1.060e-03 S.OOOe+Ol 
.R2 
XR400 4.604e-03 .230 1.060e-03 5.000e+Ol 
.Rl 
XR400 4.604e-03 .230 l.060e-03 s.oooe+o1 
. R2 
XR401 -4.314e-08 .000 9.305e-14 55000e+Ol 
.Rl 
XR401 -4.313e-08 .ooo 9.302e-14 5.000e+Ol 
.R2 
XR402 4.313e-08 .000 9.302e-14 S.OOOe+Ol 
.Rl 
XR402 4.314e-08 .000 9.305e-14 S.OOOe+Ol 
. R2 
XR403 -2.329e-03 -.116 2.713e-04 s.oooe+o1 
.Rl 
XR403 -2.329e-03 -.116 2.713e-04 S.OOOe+Ol 
. R2 
XR404 2.329e-03 .116 2.713e-04 S.OOOe+Ol 
.Rl 
XR404 2. 32 9e-03 .116 2.713e-04 s.oooe+o1 
.R2 
XR418 -4. 65 9e-03 - . 233 1.08Se-03 s.oooe+o1 
.Rl 
XR418 -4. 65 9e-03 -.233 1.085e-03 5.000e+Ol 
.R2 
XR420 -8.630e-08 .000 3.724e-13 S.OOOe+Ol 
.Rl 
XR420 -8.630e-08 .000 3.724e-13 5.000e+Ol 
.R2 
***** capacitor operating points 
name current voltage power value 
CD1 O.OOOe+OO 7.543 o.oooe+oo 1.673e-13 
CO2 O.OOOe+OO 7.543 O.OOOe+OO 7.903e-14 
CD3 O.OOOe+OO .000 O.OOOe+OO l.621e-12 
CD8 O.OOOe+OO 9 .196 O.OOOe+OO 3.223e-13 
CD9 O.OOOe+OO 9 .196 O.OOOe+OO 3.278e-13 
112 
CD13 O.OOOe+OO 10.000 O.OOOe+OO 1.016e-12 
CD17 O.OOOe+OO .838 o.oooe+oo 3.375e-13 
CD19 O.OOOe+OO 8.353 O.OOOe+OO 7.624e-14 
CD25 O.OOOe+OO .335 o.oooe+oo 3.304e-15 
CD38 O.OOOe+OO .671 O.OOOe+OO 1.564e-14 
CD39 o.oooe+oo 8.353 O.OOOe+OO 1.123e-13 
CD40 O.OOOe+OO .838 O.OOOe+OO 7.070e-14 
CD53 O.OOOe+OO 6 .159 O.OOOe+OO l.105e-13 
CD71 O.OOOe+OO 9.162 O.OOOe+OO l.085e-13 
CD72 o.oooe+oo 1.213 O.OOOe+OO l.229e-14 
CD75 o.oooe+oo 1.229 o.oooe+oo 3.304e-15 
CD76 O.OOOe+OO 1.198 O.OOOe+OO 3.304e-15 
CD84 O.OOOe+OO 6.994 O.OOOe+OO l.604e-13 
CD85 O.OOOe+OO 1.245 o.oooe+oo l.745e-14 
CD86 o.oooe+oo 1.182 o.oooe+oo l.745e-14 
CD94 O.OOOe+OO 1.580 O.OOOe+OO 6.334e-14 
CD97 O.OOOe+OO 1.260 O.OOOe+OO 3.304e-15 
CD98 O.OOOe+OO 1.166 O.OOOe+OO 3.304e-15 
CD104 o.oooe+oo 1.151 O.OOOe+OO l.974e-14 
CD107 o.oooe+oo 1.276 O.OOOe+OO l.338e-13 
CD151 O.OOOe+OO 4.000 O.OOOe+OO l.036e-13 
CD152 O.OOOe+OO 3. 4 95 O.OOOe+OO 1.106e-13 
CD173 O.OOOe+OO 3. 4 95 O.OOOe+OO 3.220e-14 
CD174 o.oooe+oo 7.237 O.OOOe+OO 6.682e-14 
CD175 O.OOOe+OO 4.194 O.OOOe+OO 9.442e-14 
CD176 O.OOOe+OO 5.000 O.OOOe+OO 9.025e-14 
CD181 O.OOOe+OO 3. 4 95 O.OOOe+OO 1.234e-13 
CD182 O.OOOe+OO 7.698 O.OOOe+OO 3.304e-15 
CD194 O.OOOe+OO 8.158 O.OOOe+OO 1.745e-14 
CD195 O.OOOe+OO 3.961 O.OOOe+OO 3.220e-14 
CD202 O.OOOe+OO 8.619 O.OOOe+OO 3.304e-15 
CD203 O.OOOe+OO 9.540 O.OOOe+OO 3.304e-15 
CD214 O.OOOe+OO 9.079 O.OOOe+OO 1. 32 9e-14 
CF303 O.OOOe+OO 7.543 O.OOOe+OO 3.424e-13 
in CF304 O.OOOe+OO 7.543 O.OOOe+OO 3.857e-13 
CF305 o.oooe+oo .000 O.OOOe+OO 9.152e-12 
CF310 O.OOOe+OO 9.196 O.OOOe+OO 4.046e-13 
CF311 0. OOOe+o·o 9.196 O.OOOe+OO 4.134e-13 
CF315 O.OOOe+OO 10.000 O.OOOe+OO 5.770e-12 
,· 
CF319 O.OOOe+OO .838 O.OOOe+OO 7.884e-13 
CF321 O.OOOe+OO 8.353 O.OOOe+OO 1.955e-13 
CF32.2 O.OOOe+OO 8.353 O.OOOe+OO 7.276e-14 
CF323 O.OOOe+OO .838 O.OOOe+OO 1.517e-13 
CF326 O.OOOe+OO 6.159 · O.OOOe+OO 4.348e-13 
CF328 O.OOOe+OO 1.580 O.OOOe+OO 4. 2 66e-13 
CF336 0/'"000e+OO 4.000 O.OOOe+OO 5.153e-13 
CF340 O.OOOe+OO 5.000 O.OOOe+OO 4.54Se-13 
/ <) CF341 o.oooe+oo 3. 4 95 O.OOOe+OO l.769e-14 CH353 O.OOOe+OO .ooo O.OOOe+OO 6.965e-15 
CH354 o.oooe+oo 7.543 O.OOOe+OO 7.989e-15 
CH355 O.OOOe+OO 1.653 O.OOOe+OO 7.744e-15 
CH356 O.OOOe+OO 1.653 O.OOOe+OO 2.58le-15 
CH357 O.OOOe+OO -1.653 o.oooe+oo 2.58le-15 
CH358 O.OOOe+OO 9.196 O.OOOe+OO 7.757e-15 
CH359 o.oooe+oo -1.653 O.OOOe+OO 2.SSle-15 
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CH360 
CH362 
CH363 
CH364 
CH365 
CH366 
CH367 
CH368 
CH369 
CH370 
CH372 
CH373 
CH374 
CH375 
CH376 
CH378 
CH379 
CH380 
CH382 
CH384 
CH386 
CH387 
CH388 
CH390 
CH393 
CH394 
CH395 
CH396 
CH397 
CH398 
CH400 
CH401 
CH402 
XC130 
.Cl 
***** 
name 
ISTART 
***** 
name 
VSP 
VGND 
VREF 
o.oooe+oo -9.196 O.OOOe+OO 2.SBle-15 
o.oooe+oo -2. 457 o.oooe+oo 5 .162e-15 
O.OOOe+OO -10.000 o.oooe+oo 6.742e-14 
O.OOOe+OO .000 O.OOOe+OO 2. 58le-15 
O.OOOe+OO -6.705 O.OOOe+OO 2. 58le-15 
o.oooe+oo .804 o.oooe+oo 1.29le-14 
O.OOOe+OO .838 O.OOOe+OO 4.459e-14 
O.OOOe+OO -.804 o.oooe+oo 2. 065e-14 
O.OOOe+OO -8.358 o.oooe+oo 2. 58le-15 
O.OOOe+OO -8.358 O.OOOe+OO 2. 58le-15 
O.OOOe+OO -.843 O.OOOe+OO 2. 581e-15 
O.OOOe+OO 9 .162 O.OOOe+OO 5.162e-15 
O.OOOe+OO -.843 o.oooe+oo 7.098e-15 
O.OOOe+OO -1.647 O.OOOe+OO 1. 936e-14 
O.OOOe+OO .838 O.OOOe+OO 5. l 62e-15 
O.OOOe+OO -.843 O.OOOe+OO 2. 581e-15 
O.OOOe+OO .843 O.OOOe+OO 5 .162e-15 
O.OOOe+OO -1.647 O.OOOe+OO 2.58le-15 
O.OOOe+OO 3.841 O.OOOe+OO 2. 065e-14 
O.OOOe+OO -5.321 O.OOOe+OO 6.808e-15 
O.OOOe+OO 3.006 O.OOOe+OO 5 .162e-15 
O.OOOe+OO -1.276 O.OOOe+OO 2.58le-15 
O.OOOe+OO -6.157 O.OOOe+OO 4.937e-15 
O.OOOe+OO -.742 O.OOOe+OO 4.937e-15 
O.OOOe+OO -.313 O.OOOe+OO 9. 034e-15 
O.OOOe+OO 3.495 O.OOOe+OO 2.58le-15 
O.OOOe+OO -2. 65 7 O.OOOe+OO 1. 613e-14 
O.OOOe+OO .304 O.OOOe+OO 6. 453e-15 
O.OOOe+OO -2. 65 7 O.OOOe+OO 2.581e-15 
O.OOOe+OO -3.123 O.OOOe+OO 1. 613e-14 
O.OOOe+OO .505 O.OOOe+OO 9.873e-15 
O.OOOe+OO 2.237 O.OOOe+OO 2.58le-15 
O.OOOe+OO -5.079 O.OOOe+OO 2. SBle-15 
O.OOOe+OO .000 o.oooe+oo 1. OOOe-12 
independent current source operating points 
current voltage power 
O.OOOe+OO .000 O.OOOe+OO 
independent voltage source operating points 
current 
-3.398e-02 
3.404e-02 
-S.441e-05 
voltage power 
10.000 -3.398e-Ol 
.000 O.OOOe+OO 
5.000 -2.720e-04 
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VIN 
vz 
-7.069e-10 
4.646e-03 
4.000 -2.828e-09 
5.600 2.602e-02 
***** diode operating points 
name id 
XRSO -8.849e-12 
.DRil 
XRSO -9.006e-12 
.DRi2 
XRSO -9.162e-12 
.DRi3 
XR56 -9.162e-12 
.DRil 
XR56 -9.246e-12 
.DRi2 
XR56 -9.330e-12 
.DRi3 
XR81 -8.755e-12 
.DRil 
XR81 -8.763e-12 
.DRi2 
XR81 -8.771e-12 
.DRi3 
XR82 -8.77le-12 
.DRil 
XR82 -8.779e-12 
.DRi2 
XR82 -8.787e-12 
.DRi3 
XR83 -8.724e-12 
.DRil 
XR83 -8.732e-12 
.DRi2 
XR83 -8.740e-12 
.DRi3 
XR84 -8.740e-12 
. DRil. 
XR84 · -8.748e-12 
.DRi2 
XR84 -8.755e-12 
.DRi3 
XR89 -8.849e-12 
.DRil 
XR89 -8.841e-12 
.DRi2 
XR89 -8.834e-12 
.DRi3 
XR90 -8.834e-12 
.DRil 
XR90 -8.826e-12 
vd 
-8.849 
-9.006 
-9. 162 
-9 .162 
-9.246 
-9.329 
-8.755 
-8. 7 63 
-8.771 
-8.771 
-8.779 
-8.787 
-8.724 
-8.732 
-8.740 
-8.740 
-8.748 
-8.755 
-8.849 
-8.841 
-8.834 
-8.834 
-8.826 
power 
7.831e-11 
8.llOe-11 
8.394e-11 
8.394e-11 '\.\ 
8.548e-11 
8.704e-ll 
7.666e-11 
7.679e-11 
7.693e-ll 
7.693e-11 
7.707e-11 
7.72le-ll 
7.611e-ll 
7.625e-11 
7.638e-11 
7.638e-11 
7.652e-11 
7.666e-ll 
7.83le-11 
7.817e-11 
7.803e-ll 
7.803e-11 
7.789e-11 
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.DRf2 
XR90 -8.818e-12 -8.818 7.776e-11 
.DRl3 
XR91 -8.818e-12 -8.818 7.776e-11 
.DRll 
XR91 -8.810e-12 -8.810 7. 762e-11 
.DRi2 
XR91 -8.802e-12 -8.802 7.748e-11 
.DRi3 
XR92 -8.802e-12 -8.802 7.748e-ll 
.DRil 
XR92 -8.795e-12 -8. 7 95 7.734e-11 
.DRt2 
XR92 -8.787e-12 -8.787 7.72le-11 
.DRt3 
XR97 -9.330e-12 -9.329 8.704e-ll 
.DRll 
XR97 -9.497e-12 -9.497 9.020e-11 
.DRt2 ~-
XR97 -9.665e-12 -9.665 9.34le-ll 
.DRt3 
XR98 -9.665e-12 -9.665 9.341e-11 
.DRtl 
XR98 -9.832e-12 -9. 832 9.668e-11 
.DRt2 
XR98 -l.OOOe-11 -10.000 1.000e-10 
.DRt3 
·- XR147 -8.904e-28 .000 7.908e-43 
.DRtl 
XR147 -4.023e-13 - . 402 1.618e-13 
.DRi2 
XR147 -8.045e-13 -.804 6.472e-13 
.DRt3 
XR148 -8.04Se-13 -.804 6.472e-13 
.DRil 
XR148 -4.023e-13 - . 402 1.618e-13 
.DRt2 
XR148 -8.904e-28 .000 7.908e-43 
.DRl3 
XR149 ~ -8. 904e-28 .000 7.908e-43 
.DRil 
XR149 -4.023e-13 - . 402 l.618e-13 
. DRi2 . 
XR149 -8.045e-13 -.804 6.472e-13 
.DRi3 
XRlSO -8.045e-13 -.804 6.472e-13 
.DRil 
XR150 -4.023e-13 - . 402 l.618e-13 
.DRt2 
XRlSO -8.904e-28 .000 7.908e-43 
.DRi3 
XR383 -9.209e-13 -.921 8.480e-13 {'•· · . 
. DRil 
XR383 -6.907e-13 -.691 4.770e-13 
.DRi2 
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XR383 -4.605e-13 -.460 2.120e-13 
.DRi3 
XR384 -4.605e-13 - . 4 60 2.120e-13 
.DRt1 
XR384 -2.303e-13 -.230 5.30le-14 
.DRt2 
XR384 -8.904e-28 .000 7.908e-43 
.DR#3 
XR397 -9. 20 9e-13 - . 921 8.480e-13 
.DRtl 
XR397 -l.15le-12 -1.151 l.325e-12 
.DRt2 
XR397 -l.38le-12 -1.381 l.908e-12 
.DRi3 
XR398 -1.38le-12 -1.381 1.908e-12 
.DRtl 
XR398 -1.612e-12 -1.611 2.597e-12 
.DRt2 
XR398 -1.842e-12 -1.842 3.392e-12 
.DRt3 
XR399 -l.842e-12 -1.842 3.392e-12 
.DRtl 
XR399 -2.072e-12 -2.072 4.293e-12 
.DRt2 
XR399 -2.302e-12 -2.302 5.300e-12 
.DRi3 
XR400 -2.302e-12 -2.302 5.300e-12 
.DRtl 
XR400 -2.532e-12 -2.532 6.413e-12 
.DRt2 
XR400 -2.763e-12 -2.763 7.632e-12 
v··, 
.DRt3 
XR401 -6.505e-12 -6.505 4.232e-11 
.DRtl 
XR401 -6.50Se-12 -6.505 4.232e-11 
.DRt2 
XR401 -6.505e-12 -6.505 4.232e-11 
.DRt3 
XR402 -6.505e-12 -6.505 4.232e-11 
.DRtl 
XR402 -6.505e-12 -6.505 4.232e-11 
.DRt2· 
XR402 -6.SOSe-12 -6.505 4.232e-11 
.DRt3 
XR403 -6.039e-12 -6.039 3.647e-11 
.DRtl 
XR403 -5.923e-12 -5.923 3.508e-11 
.DRt2 
XR403 -S.806e-12 -5.806 3.37le-ll 
.DRt3 
XR404 -5.806e-12 -5.806 3.37le-ll 
.DRtl 
XR404 -5.923e-12 -5.923 3.508e-ll 
.DRi2 
XR404 -6.039e-12 -6.039 3.647e-ll 
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.DRt3 
XR418 -6.505e-12 -6.505 4.232e-11 
.DRtl 
XR418 -6.272e-12 -6.272 3.934e-11 
.DRi2 
XR418 -6.039e-12 -6.039 3.647e-11 
.DRt3 
XR420 -6.505e-12 -6.505 4.232e-11 
.DRtl 
XR420 -6.505e-12 -6.505 4.232e-11 
.DRt2 
XR420 -6.505e-12 -6.505 4.232e-11 
.DRt3 
XC130 -7.543e-12 -7.543 S.690e-11 
.DRtl 
XC130 -7.543e-12 -7.543 5.690e-11 
.DRt2 
***** Four-terminal BJT operating points 
name 
B3 
B4 
B15 
Bl6 
Bl7 
B18 
B116 
Bll7 
Bl19 · 
B120 
Bl21 
Bl22 
/ 
Bl23 
B124 
B125 
ib 
isub 
-1.409e-04 
6.923e-13 
-1.349e-04 
2.840e-12 
6.624e-05 
-9.074e-12 
2.771e-06 
-9.992e-12 
7.129e-05 
-1.49le-12 
7.248e-05 
• 
-l.186e-12 
5.175e-05 
-9.959e-12 
5.175e-05 
-9.959e-12 
6.879e-05 
-7.444e-12 
6.851e-05 
-8.253e-12 
6.85le-05 
-8.253e-12 
6.879e-05 
-7.444e-12 
6.145e-05 
-9.147e-12 
8.220e-05 
-9.901e-12 
8.220e-05 
• 
.lC 
vsc 
-4.147e-03 
.838 
-4.713e-03 
3.006 
4.423e-03 
-9.162 
4.134e-04 
-10.000 
4.486e-03 
-1.580 
4.490e-03 
-1.276 
4.097e-03 
-10.000 
4.097e-03 
-10.000 
4.932e-03 
-7.543 
4.982e-03 
-8.353 
4.982e-03 
-8.353 
4.932e-03 
-7.543 
4.87le-03 
-9.196 
4.96le-03 
-10.000 
4. 96-J:e-03 
vbe 
rci-mod 
- . 838 
1.29545 
- . 838 
1.41553 
.835 
1.23257 
. 7 42 
1.01796 U 
. 838 
1.23669 
.838 
1.23695 
.804 
1.09576 
.804 
1.09576 
.838 
1.26651 
.838 
1.26989 
.838 
1.26989 
.838 
1.26651 
.810 
1.11595 
.843 
1.26847 
.843 
vbc 
.000 
2.168 
-2.168 
-8. 4 2 0 
-.742 
- . 438 
.000 
.000 
-6. 7 05 
-7.515 
-7.515 
-6. 7 05 
-.843 
-.804 
-.804 
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vce beta power 
-.838 29. 4 3.593e-03 
-3.006 34.9 l.428e-02 
3.003 66.8 l.334e-02 
9 .162 149.2 3.790e-03 
1.580 62.9 7.148e-03 
1. 27 6 61.9 5.789e-03 
.804 79.2 3.337e-03 
.804 79.2 3.337e-03 
7.543 71.7 . 3. 72 6e-02 
8.353 72.7 4.167e-02 
8.353 72.7 4.167e-02 
7.543 71.7 3.726e-02 
1.653 79.3 8.lOOe-03 
1.647 60.4 8.241e-03 
1.647 60.4 8.24le-03 
-9.90le-12 -10.000 1.26847 
B126 6.145e-05 4.87le-03 .810 -.843 1.653 79.3 8.lOOe-03 
-9.147e-12 -9.196 1.11599 
B335 3.535e-10 4.278e-08 .505 -3.543 4.048 121.0 1.734e-07 
-7.543e-12 -7.543 1.00000 
B336 3.535e-10 4.278e-08 .sos -3.543 4.048 121.0 1.734e-07 
-7.543e-12 -7.543 1.00000 
8337 2.720e-05 2.302e-03 .806 -2.237 3.044 84. 6 7.029e-03 
-7.19le-12 -7.237 1.10891 
B338 2.720e-05 2.302e-03 .806 -2.237 3.044 84. 6 7.029e-03 
-7.19le-12 -7.237 1.10891 
B339 7.031e-05 4.659e-03 .838 -2.657 3. 4 95 66.3 1.634e-02 
-3.402e-12 -3. 4 95 1.24806 
•.· ... 
. , 
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